1 |
Howard M. Shao. T. K. Truong 'A VLSI Design of a Pipeline Reed-Solomon Decoder', IEEE Trans. Computers, Vol. C-34, NO.5, pp. 393-403, 1985
DOI
ScienceOn
|
2 |
Dong-Sun Kim, Jong-Chan Choi, Duck-Jin Chung 'Implementation of High Speed Reed-Solomon Decoder' IEEE Trans, 0-7803-5491-5/99, pp. 808-812, 1999
|
3 |
Hsie-Chia Chang, Chih-Yu Cheng, Shu-Hui Tsai, and Chen-Vi Lee 'A (204,188) Reed-Solomon Decoder using Decomposed Euclidean Algorithm' IEEE, 0-7803-6475 -9/00, pp. 262-265, Aug 8-11 2000
|
4 |
Shu Lin, Daniel J. Costello, Jr. 'Error Control Coding-Fundamentals and Applications' 1983 by Prentice-Hall
|
5 |
Hanho Lee, Meng-Lin Yu, Leilei Song 'VLSI Design of Reed-Solomon Decoder Architectures' ISCAS 2000-IEEE, May 28-31 2000, pp. V-705 -708
|
6 |
Young-Jin Lim, Moon-ho Lee 'A Minimized Modified Euclid Architecture' IEEE, 0-7803-6323-X/00, pp. 177-178, 2000
|
7 |
Hanho Lee ' A VLSI Design of A High Speed Reed-Solomon Decoder' IEEE Trans Computer, 0-7803-6741-3/901, pp. 316-320, 2001
|
8 |
Sung-Won Hong, 'Performance Analysis of RS/Convolutional codes and Turbo code using Semi Random Interleaver over the Radio Communication Channel', The J. of the Korean Institute of Maritime Information & Communication Sciences, pp. 86 1-868, Sept. 2001
|
9 |
M. Y. Lee, 'BCH code and Reed-Solomon code' March, 1990
|
10 |
Howard M. Shao. Irving S. Reed 'On the VLSI Design of a Pipeline Reed-Solomon Decoder Using Systolic Arrays' IEEE Trans. Computers, Vol. 37, NO. 10, pp. 1273-1280, 1988
DOI
ScienceOn
|