Browse > Article

A Study on The Novel Switch Architecture with One Schedule at K-Time Slots  

Sohn, Seung-il (Dept. of Information Communication Engineering, Hanshin University)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.7, no.7, 2003 , pp. 1393-1398 More about this Journal
Abstract
In this paper, we propose a new switch architecture with one schedule at k-time slots, which k means the allocated time slots for each schedule. A conventional switch system uses a single time slot per each schedule but the proposed switch system uses multiple time slots per each schedule. Both the conventional switch md the proposed switch have same throughput but our switch system occupies multiple cell time slots per each schedule and hence can be implemented in scheduler of simple circuitry compared to the conventional switch. The proposed scheduling method for switch system will be applicable in switch system with high-speed data link rate.
Keywords
Scheduler; ATM Switch; Multiple-cell time slots; Throughput; VOQ(Virtual Output Queueing);
Citations & Related Records
연도 인용수 순위
  • Reference
1 T. Anderson, S. Owicki, J. Saxe, and CThacker, 'High speed switch scheduling for local area networks', ACM Trans. Comput. Synst., vol. 11, no. 4, pp.319-322, Nov. 1993   DOI   ScienceOn
2 H. Duan, J. W. Lockwood, and S. M. Kang, 'Matrix Unit Cell Scheduler(MUCS) for Input-Buffered ATM Switches', IEEE Commun. Lett., vol. 2, no. 1, pp20-23, Jan. 1998   DOI   ScienceOn
3 H. Obara, S. Okamoto, and Y. Hamazumi, 'Input and output queuing ATM switch architecture with spatial and temporal slot reservation control', Electronic Lett.., vol.28,no. I, pp.22-24, Jan. 1992   DOI   ScienceOn
4 M. J. Carol, M. G. Hluchyj, and S. P. Morgan, 'Input versus output queuing on a space-division packet switch', IEEE Trans. Commun., vol. COM-35, no. 12, pp.1347-1356, Dec. 1987   DOI
5 Y. Tamir, and G. Frazier, 'High performance multi-queue buffers for VLSI communication switches', Proc. of 15th Ann. Symp. on Comp. Arch., pp.343-354, June 1988
6 S. Liew, 'Performance of Input-Buffered and Output-Buffered ATM Switches under Bursty Traffic : Simulation Study', Proceedings of IEEE INFOCOM 90, pp.1919-1925, 1990
7 Richard O. LaMaire and Dimitrios N. Serpanos, 'Two-dimensional round-robin schedulers for packet switches with multiple input queues', IEEEACM Trans. Networking, vol. 2, no. 5, pp.471-482, Oct. 1994   DOI   ScienceOn
8 N. McKeown, P. Varaiya, and J. Walrand, “Scheduling cells in an input queued switch', Electron. Lett., vo1.29, no.25, pp.2174-2175, 1993   DOI   ScienceOn