1 |
A. P. Hekstra, 'An alternative to metric rescaling in Viterbi decoders, 'IEEE Trans. On Comrn., vol. 37, pp. 1120-1222, Nov. 1989
|
2 |
G. Clark and J. Cain, Error-Correction Coding for Digital Communications. New York: Plenum, 1981
|
3 |
O. J. Joeressen, M. Vaupel, and H. Meyr, 'Soft-output Viterbi decoding: VLSI implementation issues, ' in Proc. 1993 IEEE Vehicular Technology Conf. pp. 941 - 944
|
4 |
C. Berrou, A. Glavieux, and P. Thitimasjshima, 'Near Shannon limit error-correcting coding and decoding: Turbo-codes (1), ' in Proc. IEEE Int. Conf. On Commun., Geneva, Switzland, May 1993, pp. 1064-1070
|
5 |
The Programmable Logic Data Book, Xilinx, 1998
|
6 |
C. Rader, 'Memory management in a Viterbi decoder, ' IEEE Trans. on Comm., vol. COM-29, pp. 1399-1401, Sept. 1981
DOI
|
7 |
O. Joeressen, M. Vaupel, and H. Meyer, 'High-speed VLSI architectures for soft-output Viterbi decoding, ' J. VLSI Signal Process., vol. 8, pp. 169-181, Oct. 1994
DOI
|
8 |
C. Berrou, P. Adde, E. Angui, and S. Faudeil, ' low complexity soft-output Viterbi decoder architecture, ' in Proc. IEEE Int. Conf. Cornmun., Geneva, Switzland, May 1993, pp. 737-740
|
9 |
J. Hagenauer and P. Hoher, 'A Viterbi algorithm with soft outputs and its application, ' in Proc. IEEE Global Telecornmun. Conf. GLOBECOM, Nov. 1989, pp. 47.1.1- 47.1.7
|