Browse > Article
http://dx.doi.org/10.4218/etrij.2021-0024

Theoretical and experimental analysis of a venting clip to reduce stray inductance in high-power conversion applications  

Jang, Hyun Gyu (DMC Convergence Research Department, Electronics and Telecommunications Research Institute)
Jung, Dong Yun (DMC Convergence Research Department, Electronics and Telecommunications Research Institute)
Kwon, Sungkyu (DMC Convergence Research Department, Electronics and Telecommunications Research Institute)
Cho, Doohyung (DMC Convergence Research Department, Electronics and Telecommunications Research Institute)
Park, Kun Sik (DMC Convergence Research Department, Electronics and Telecommunications Research Institute)
Lim, Jong-Wong (DMC Convergence Research Department, Electronics and Telecommunications Research Institute)
Publication Information
ETRI Journal / v.43, no.6, 2021 , pp. 1103-1112 More about this Journal
Abstract
In this study, we present a venting clip for high-power applications that is intended to reduce stray inductance. To reduce the stray inductance of packages in high-power applications, the proposed venting clip features slots are inserted onto a conventional clip. A conventional clip and the proposed venting clip were designed and fabricated to compare the respective stray inductance. The inductance of the proposed venting clip was approximately 15.8% than that of the conventional clip at a frequency of 100 kHz. Through a comparison between the conventional and venting clips, it is confirmed that the proposed venting clip is superior for high-power applications in terms of decreasing inductance. With reduced inductance, the switching-loss for such applications is also expected to decrease. Moreover, the impedance of the venting clip decreased by approximately 15.5% compared with that of the conventional clip at a frequency of 100 kHz. The venting clip, which has reduced resistive component, is also expected to decrease conduction loss in highpower applications.
Keywords
power conversion; power module; semiconductor package; stray inductance; venting clip;
Citations & Related Records
연도 인용수 순위
  • Reference
1 M. J. Sathik et al., Switched-capacitor multilevel inverter with self-voltage-balancing for high-frequency power distribution system, IET Power Electron. 13 (2020), no. 9, 1807-1818.   DOI
2 W. Meng et al., High dv/dt noise modeling and reduction on control circuits of GaN-based full bridge inverters, IEEE Trans. Power Electron. 34 (2019), no. 12, 12246-12261.   DOI
3 C. Chen et al., Flexible PCB-based 3-D integrated SiC halfbridge power module with three-sided cooling using ultralow inductive hybrid packaging structure, IEEE Trans. Power Electron. 34 (2019), no. 6, 5579-5593.   DOI
4 F. Yang et al., Interleaved critical mode boost PFC converter with coupled inductor, IEEE Trans. Power Electron. 26 (2011), no. 9, 2404-2413.   DOI
5 D. Y. Jung et al., Power semiconductor SMD package embedded in multilayered ceramic for low switching loss, ETRI J. 39 (2017), no. 6, 866-873.   DOI
6 W. J. Chang et al., Design of parasitic inductance reduction in GaN cascode FET for high-efficiency operation, ETRI J. 38 (2016), no. 1, 133-140.   DOI
7 K. K. Lwin et al., Copper clip package for high performance MOSFETs, in Proc. IEEE Electron. Packag. Technol. Conf. (EPTC), (Singapore, Singapore), Nov. 2016, pp. 123-128.
8 H. Shinagawa et al., Theoretical analysis of AC resistance in coil using magnetoplated wire, IEEE Trans. Magn. 45 (2009), no. 9, 3251-3259.   DOI
9 H. Johnson and M. Graham, High-Speed Signal Propagation, Pearson, London, UK, 2003.
10 H. Wang, F. Wang, and J. Zhang, Power semiconductor device figure of merit for high-power-density converter design applications, IEEE Trans. Electron Devices 55 (2008), no. 1, 446-470.   DOI
11 S. Pekarek, Atmospheric-air needle-to-cylinder DC discharges in magnetic field, IEEE Trans. Plasma Sci. 39 (2011), no. 11, 2206-2207.   DOI
12 H. Shigekane, H. Kirihata, and Y. Uchida, Developments in modern high power semiconductor devices, in Proc. Int. Symp. Power Semicond. ICs (ISPSD), (Monterey, CA, USA), May 1993, pp. 16-21.
13 G. Galli et al., Paschen's law in extreme pressure and temperature conditions, IEEE Trans. Plasma Sci. 47 (2019), no. 3, 1641-1647.   DOI
14 D. Y. Jung et al., Multi-layer ceramic-based surface mount device packaging for 1200 V and 1700 V SiC SBD power semiconductor, in Proc. IEEE/IEIE Int. Conf. Consum. Electron.-ASIA (ICCEAsia), (Seoul, South Korea), Nov. 2020, pp. 603-606.
15 L. Yu et al., A split-field-windings doubly salient brushless DC generator with reduced excitation capacity for hybrid electric vehicles, IEEE Trans. Ind. Electron. 65 (2018), no. 10, 7697-7708.   DOI
16 T. Sugimoto, K. Chiba, and Y. Higashima, Corona and spark discharges occurring between a grounded sphere and an array of charged multiple electrodes, IEEE Trans. Ind. Appl. 42 (2006), no. 3, 881-886.   DOI
17 R. Javidi and M. Nymand, A new method of measuring winding AC resistance of high-efficiency power inductors, IEEE Trans. Power Electron. 33 (2018), no. 12, 10736-10747.   DOI
18 P. Nayak and K. Hatua, Parasitic inductance and capacitanceassisted active gate driving technique to minimize switching loss of SiC MOSFET, IEEE Trans. Ind. Electron. 64 (2017), no. 10, 8288-8298.   DOI
19 F. Yang et al., Electrical performance advancement in SiC power module package design with Kelvin drain connection and low parasitic inductance, IEEE J. Emerg. Sel. Topics Power Electron. 7 (2019), 84-98.   DOI
20 M. D. Xu and Y. F. Liu, Editorial special issue on green power supplies, IEEE J. Emerg. Sel. Top. Power Electron. 4 (2016), no. 2, 333-334.   DOI
21 L. Liu et al., Investigation on copper clip bonding structure for power package, in Proc. IEEE Int. Conf. Electron. Packag. Technol. (ICEPT), (Shanghai, China), Aug. 2018, pp. 1042-1046.
22 Y. Su, Q. Li, and F. C. Lee, Design and evaluation of a highfrequency LTCC inductor substrate for a three-dimensional integrated DC/DC converter, IEEE Trans. Power Electron. 28 (2013), no. 9, 4354-4364.   DOI
23 Z. Zhang et al., Switching loss analysis considering parasitic loop inductance with current source drivers for buck converters, IEEE Trans. Power Electron. 26 (2011), no. 7, 1815-1819.   DOI
24 C. D. Meyer et al., Influence of layer thickness on the performance of stacked thick-film copper air-core power inductors, IEEE Trans. Mag. 48 (2012), no. 11, 4436-4439.   DOI
25 L. Ying et al., Numerical and experimental analysis of AC loss of YBCO coated conductor carrying DC and AC offet transport current, IEEE Trans. Appl. Supercond. 23 (2013), no. 3, 1-4.   DOI
26 K. Wang et al., A multiloop method for minimization of parasitic inductance in GaN-based high-frequency DC-DC converter, IEEE Trans. Power Electron. 32 (2017), no. 6, 4728-4740.   DOI
27 A. B. Jorgensen et al., A fast-switching integrated full-bridge power module based on GaN eHEMT devices, IEEE Trans. Power Electron. 34 (2019), no. 3, 2494-2504.   DOI
28 Y. Chang et al., Compact sandwiched press-pack SiC power module with low stray inductance and balanced thermal stress, IEEE Trans. Power Electron. 35 (2020), no. 3, 2237-2241.   DOI
29 D. Atanu and S. A. Simon, A module-level springinterconnected stack power module, IEEE Trans. Compon. Packag. Manuf. Technol. 9 (2019), no. 1, 88-95.   DOI
30 D. Y. Jung et al., Design and evaluation of cascode GaN FET for switching power conversion systems, ETRI J. 39 (2017), no. 1, 62-68.   DOI
31 T. Wang and Y. F. Lu, Fast and accurate frequency-dependent behavioral model of bonding wires, IEEE Trans. Ind. Appl. 13 (2017), no. 5, 2389-2396.
32 Q. Zhu et al., Thermal characterization of copper-clip-bonded IGBT module with double sided cooling, in Proc. IEEE Int. Workshop Therm. Investig. ICs Syst. (THERMINIC), (Amsterdam, Netherlands), Sept. 2017, pp. 1-6.
33 F. W. Grover, Inductance Calculation, Dover Publication, NY, USA, 2009.
34 T. Meade et al., Parasitic inductance effects on Switching losses for a high frequency DC-DC converter, in Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC), (Austin, TX, USA), Feb. 2008, pp. 3-9.
35 R. P. Wojda and M. K. Kazimierczuk, Winding resistance and power loss inductors with litz and solid-round wires, IEEE Trans. Ind. Appl. 54 (2018), no. 4, 3548-3557.   DOI
36 B. Zhang and S. Wang, Parasitic inductance modeling and reduction for wire-bonded half-bridge SiC multichip power module, IEEE Trans. Power Electron. 36 (2021), no. 5, 5892-5903.   DOI
37 H. Cha et al., Design and development of high-power DC-DC converter for metro vehicle system, IEEE Trans. Ind. Appl. 44 (2008), no. 6, 1795-1804.   DOI