1 |
J. M. Jou, S. R. Kuang, and R. Der Chen, Design of low-error fixed-width multipliers for DSP applications, IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 46 (1999), no. 6, 836-842.
DOI
|
2 |
L.-D. Van, S.-S. Wang, and W.-S. Feng, Design of the lower error fixed-width multiplier and its application, IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 47 (2000), no. 10, 1112-1118.
DOI
|
3 |
S. J. Jon and H. H. Wang, Fixed-width multiplier for DSP application, in Proc. Int. Conf. Comput. Des. (Austin, TX, USA), Sept. 2000, pp. 318-322.
|
4 |
S. S. Bhusare and V. S. Kanchana Bhaaskaran, Fixed-width multiplier with simple compensation bias, Procedia Mater. Sci. 10 (2015), 395-402.
DOI
|
5 |
Z. Babic, A. Avramovic, and P. Bulic, An itera-tive logarithmic multiplier, Microprocess. Microsyst. 35 (2011), no. 1, 23-33.
DOI
|
6 |
P. Kulkarni, P. Gupta, and M. D. Ercegovac, Trading accuracy for power in a multiplier architecture, J. Low Power Electron. 7 (2011), no. 4, 490-501.
DOI
|
7 |
J. N. Mitchell, Computer multiplication and division using binary logarithms, IRE Trans. Electr. Comput. EC-11 (1962), no. 4, 512-517.
DOI
|
8 |
S. E. Ahmed, S. Kadam, and M. B. Srinivas, An iterative logarithmic multiplier with improved precision, IEEE Symp. Comput. Arithmetic (ARITH), (Silicon Valley, CA, USA), July 2016, pp. 104-111.
|
9 |
M. B. Sullivan and E. E. Swartzlander, Truncated error correction for flexible approximate multiplication, in Proc. Asilomar Conf. Signals, Syst. Comput. (ASILOMAR) (Pacific Grove, CA, USA), Nov. 2012, pp. 355-359.
|
10 |
S. Hashemi, R. Bahar, and S. Reda, DRUM: A dynamic range unbiased multiplier for approximate applications, in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des. (Austin, TX, USA), Nov. 2015, pp. 418-425.
|
11 |
R. Zendegani et al., RoBA multiplier: A rounding-based approximate multiplier for high-speed yet energy-efficient digital signal processing, IEEE Trans. Very Large Scale Integr. VLSI Syst. 25 (2017), no. 2, 393-401.
DOI
|
12 |
W. Liu et al., Design of approximate logarithmic multipliers, in Proc. Great Lakes Symp. VLSI, (Banff, Canada), May 2017, pp. 47-52.
|
13 |
M. S. Kim et al., Low-power implementation of Mitchell's approximate logarithmic multiplication for convolutional neural networks, in Proc. Asia S. Pac. Des. Autom. Conf. (ASP-DAC), (Jeju, Rep. of Korea), Jan. 2018, pp. 617-622.
|
14 |
I. Alouani et al., A novel heterogeneous approximate multiplier for low power and high performance, IEEE Embed. Syst. Lett. 10 (2018), no. 2, 45-48.
DOI
|
15 |
M. S. Kim et al, Efficient Mitchell's approximate log multipliers for convolutional neural networks, IEEE Trans. Comput. 68 (2018), no. 5, 660-675.
DOI
|
16 |
D. J. McLaren, Improved Mitchell-based logarithmic multiplier for low-power dsp applications, in Proc. IEEE Int. [Systems-on-Chip] SOC Conf. (Portland, OR, USA), Sept. 2003, pp. 53-56.
|
17 |
S. Ullah, S. S. Murthy, and A. Kumar, Smapproxlib: Library of FPGA-based approximate multipliers, in Proc. ACM/ESDA/IEEE Des. Autom. Conf. (DAC), (San Francisco, CA, USA), June 2018, pp. 1-6.
|
18 |
P. Yin et al., Design of dynamic range approximate logarithmic multipliers, in Proc. Great Lakes Symp. VLSI, (Chicago, IL, USA), May 2018, pp. 423-426.
|
19 |
Z. Babic, A. Avramovic, and P. Bulic, An iterative Mitchell's algorithm based multiplier, in Proc. IEEE Int. Symp. Signal Process. Inform. Technol. (Sarajevo, Bosnia and Herzegovina), Dec. 2008, pp. 303-308.
|
20 |
D. Lutz, Arm floating point 2019: Latency, area, power, in Proc. IEEE Symp. Comput. Arithmetic (ARITH), (Kyoto, Japan), June 2019, pp. 97-98.
|
21 |
D. Kalamkar et al., A study of bfloat16 for deep learning training, arXiv preprint, CoRR, 2019, arXiv: 1905.12322.
|
22 |
K. H. Abed and R. E. Siferd, CMOS VLSI implementation of a low-power logarithmic converter, IEEE Trans. Comput. 52 (2003), no. 11, 1421-1433.
DOI
|
23 |
A. Krizhevsky, I. Sutskever, and G. E. Hinton, Imagenet classification with deep convolutional neural networks, in Proc. Int. Conf. Neural Inform. Process. Syst. (Red Hook, NY, USA), Dec. 2012, pp. 1097-1105.
|
24 |
C. Szegedy et al., Inception-v4, inception-resnet and the impact of residual connections on learning, arXiv preprint, CoRR, 2016, arXiv: 1602.07261.
|
25 |
N. Burgess et al., Bfloat16 processing for neural networks, in Proc. IEEE Symp. Comput. Arithmetic (ARITH), (Kyoto, Japan), June 2019, pp. 88-91.
|
26 |
C. Szegedy et al., Going deeper with convolutions, in Proc. IEEE Conf. Comput. Vis. Pattern Recognit. (Boston, MA, USA), June 2015, pp. 1-9.
|
27 |
K. He et al., Deep residual learning for image recognition, in Proc. IEEE Conf. Comput. Vis. Pattern Recognit. (Las Vegas, NV, USA), June 2016, pp. 770-778.
|
28 |
A. G. Howard et al., Mobilenets: Efficient convolutional neural networks for mobile vision applications, arXiv preprint, CoRR, 2017, arXiv: 1704.04861.
|
29 |
J. Hu, L. Shen, and G. Sun, Squeeze-and-excitation networks, in Proc. IEEE Conf. Comput. Vis. Pattern Recognit. (Salt Lake City, UT, USA), June 2018, pp. 7132-7141.
|
30 |
G. Huang, et al., Convolutional networks with dense connectivity, IEEE Trans. Pattern Anal. Mach. Intell. (2019), 1.
|
31 |
O. Russakovsky, et al., Imagenet large scale visual recognition challenge, Int. J. Comput. Vis. (IJCV) 115 (2015), no. 3, 211-252.
DOI
|
32 |
K. Chatfield et al., Return of the devil in the details: Delving deep into convolutional nets, arXiv preprint, CoRR, 2014, arXiv: 1405.3531.
|
33 |
H. Jiang et al., Approxi-mate radix-8 booth multipliers for low-power and high-performance operation, IEEE Trans. Comput. 65 (2016), no. 8, 2638-2644.
DOI
|
34 |
Y. Jia et al., Caffe: Convolutional architecture for fast feature embedding, in Proc. ACM Int. Conf. Multimed. (Orlando, FL, USA), Nov. 2014, pp. 675-678.
|
35 |
K.-J. Cho et al., Design of low-error fixed-width modified booth multiplier, IEEE Trans Very Large Scale Integr. VLSI Syst. 12 (2004), no. 5, 522-531.
DOI
|
36 |
V. Mrazek et al., Evoapprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods, in Proc. Des., Autom. Test (Lausanne, Switzerland), Mar. 2017, pp. 258-261.
|
37 |
H. J. Kim et al., A cost-efficient iterative truncated logarithmic multiplication for convolutional neural networks, in Proc. IEEE Symp. Comput. Arithmetic (ARITH), (Kyoto, Japan), June 2019, pp. 108-111.
|
38 |
M. Sandler et al., Mobilenetv2: Inverted residuals and linear bottlenecks, in Proc. IEEE Conf. Comput. Vis. Pattern Recognit. (Salt Lake City, UT, USA), June 2018, pp. 4510-4520.
|