[KSCI] Korea Science Citation Index Service

http://dx.doi.org/10.4218/etrij.2018-0113

CMOS true-time delay IC for wideband phased-array antenna

Kim, Jinhyun (Department of Electronic Engineering, Kwangwoon University)
Park, Jeongsoo (Department of Electronic Engineering, Kwangwoon University)
Kim, Jeong-Geun (Department of Electronic Engineering, Kwangwoon University)

Publication Information

ETRI Journal / v.40, no.6, 2018 , pp. 693-698 More about this Journal

Abstract

This paper presents a true-time delay (TTD) using a commercial $0.13-{\mu}m$ CMOS process for wideband phased-array antennas without the beam squint. The proposed TTD consists of four wideband distributed gain amplifiers (WDGAs), a 7-bit TTD circuit, and a 6-bit digital step attenuator (DSA) circuit. The T-type attenuator with a low-pass filter and the WDGAs are implemented for a low insertion loss error between the reference and time-delay states, and has a flat gain performance. The overall gain and return losses are >7 dB and >10 dB, respectively, at 2 GHz-18 GHz. The maximum time delay of 198 ps with a 1.56-ps step and the maximum attenuation of 31.5 dB with a 0.5-dB step are achieved at 2 GHz-18 GHz. The RMS time-delay and amplitude errors are <3 ps and <1 dB, respectively, at 2 GHz-18 GHz. An output P1 dB of <-0.5 dBm is achieved at 2 GHz-18 GHz. The chip size is $$3.3$ ${\times}1.6mm^2$$ , including pads, and the DC power consumption is 370 mW for a 3.3-V supply voltage.

Keywords

beam squint; CMOS; low-amplitude error; true-time delay; wideband phased-array antenna;

Citations & Related Records

Times Cited By KSCI : 2 (Citation Analysis)

Reference
Cited By KSCI

1	F. Hu and K. Mouthaan, A 1-20 GHz 400 ps True-time delay with small delay error in 0.13 ${\mu}m$ CMOS for broadband phased array antennas, IEEE MTT-S Int. Microw. Symp. Dig., Phoenix, AZ, USA, May 17-22, 2015, pp. 1-3.
2	M.-K. Cho, J.-G. Kim, and D. Baek, A broadband digital step attenuator with low phase error and low insertion loss in 0.18- ${\mu}m$ SOI CMOS technology, ETRI J. 35 (2013), no. 4, 638-643. DOI
3	W. M. Leach Jr., The differential time-delay distortion and differential phase-shift distortion as measures of phase linearity, J. Audio Eng. Soc. 37 (1989), no. 9, 709-715.
4	A. Bettidi et al., MMIC chipset for wideband multifunction T/R module, IEEE MTT-S Int. Microw. Symp., Baltimore, MD, USA, Sept. 5-10, 2011, pp. 1-4.
5	J.-C. Jeong et al., A 6-18 GHz GaAs multifunction chip with 8-Bit true time delay and 7-Bit amplitude control, IEEE Trans. Microw. Theory Tech. 66 (2018), no. 5, 1-11. DOI
6	M.-K. Cho et al., An X/Ku-band Bi-directional true time delay T/R chipset in 0.13 ${\mu}m$ CMOS technology, IEEE MTT-S Int. Microw. Symp., Tempa, FL, USA, June 1-6, 2014, pp. 1-3.
7	W. L. Stutzman and G. A. Thiele, Antenna theory and design, John Wiley & Sons, New York, USA, 1981.
8	S. Lee et al., Design of a 6-18 GHz 8-bit true time delay using 0.18 ${\mu}m$ CMOS, J. Korean Inst. Electromagn. Eng. Sci. 28 (2017), no. 11, 924-927. DOI
9	J. Willms et al., A wideband GaAs 6-bit true-time delay MMIC employing on-chip digital drivers, Proc. Euro. Microw. Conf., Paris, France, Oct. 2-5, 2000, pp. 1-4.
10	M. Kim et al., A DC-to-40 GHz four-bit RF MEMS true-time delay network, IEEE Microw. Wireless Compon. Lett. 11 (2001), no. 2, 56-58. DOI
11	A. Hajimiri et al., Integrated phased array system in silicon, Proc. IEEE 93 (2005), no. 9, 1637-1655. DOI
12	S. H. Sim, L. Jeon, and J. G. Kim, A compact x-band bi-directional phased-array T/R chipset in 0.13 ${\mu}m$ cmos technology, IEEE Trans. Microw. Theory Tech. 61 (2013), no. 1, 562-569. DOI
13	A. Ouacha, M. Alfredsonl, and H. Wilden, 638 mm relative delay 9-Bits MMIC TTD for active phased array SAR/MTI, Proc. Eur. Radar Conf., Amsterdam, Netherlands, Oct. 11-15, 2004, pp. 1309-1312.