[KSCI] Korea Science Citation Index Service

http://dx.doi.org/10.4218/etrij.17.0116.0766

FVF-Based Low-Dropout Voltage Regulator with Fast Charging/Discharging Paths for Fast Line and Load Regulation

Hinojo, Jose Maria (Department of Electronic Engineering, Universidad de Sevilla)
Lujan-Martinez, Clara (Department of Electronic Engineering, Universidad de Sevilla)
Torralba, Antonio (Department of Electronic Engineering, Universidad de Sevilla)
Ramirez-Angulo, Jaime (Department of Electrical and Computer Engineering, New Mexico State University)

Publication Information

ETRI Journal / v.39, no.3, 2017 , pp. 373-382 More about this Journal

Abstract

A new internally compensated low drop-out voltage regulator based on the cascoded flipped voltage follower is presented in this paper. Adaptive biasing current and fast charging/discharging paths have been added to rapidly charge and discharge the parasitic capacitance of the pass transistor gate, thus improving the transient response. The proposed regulator was designed with standard 65-nm CMOS technology. Measurements show load and line regulations of $433.80{\mu}V/mA$ and 5.61 mV/V, respectively. Furthermore, the output voltage spikes are kept under 76 mV for 0.1 mA to 100 mA load variations and 0.9 V to 1.2 V line variations with rise and fall times of $1{\mu}s$ . The total current consumption is $17.88{\mu}V/mA$ (for a 0.9 V supply voltage).

Keywords

Low drop-out (LDO); Voltage regulator; Flipped voltage follower (FVF);

Citations & Related Records

Reference

1	L. Sumanen, M. Waltari, and K.A.I. Halonen, "A 10-bit 200-MS/s CMOS Parallel Pipeline A/D Converter," IEEE J. Solid-State Circuits, vol. 36, no. 7, July 2001, pp. 1048-1055. DOI
2	K. Bult and G.J.G.M. Geelen, "The CMOS Gain-Boosting Technique," Analog Integr. Circuits Signal Process., vol. 1, no. 2, 1991, pp. 119-135. DOI
3	A.J. Lopez-Martin et al., "Low-Voltage Super Class AB CMOS OTA Cells with Very High Slew Rate and Power Efficiency," IEEE J. Solid-State Circuits, vol. 40, no. 5, May 2005, pp. 1068-1076. DOI
4	G. Blakiewicz, "Output-Capacitorless Low-Dropout Regulator Using a Cascoded Flipped Voltage Follower," IET Circuits, Devices Syst., vol. 5, no. 5, Sept. 2011, pp. 418-423. DOI
5	P. Hazucha et al., "Area-Efficient Linear Regulator with Ultra-Fast Load Regulation," IEEE J. Solid-State Circuits, vol. 40, no. 4, Apr. 2005, pp. 933-940. DOI
6	P.Y. Or and K.N. Leung, "An Output-Capacitorless Low-Dropout Regulator with Direct Voltage-Spike Detection," IEEE J. Solid-State Circuits, vol. 45, no. 2, Feb. 2010, pp. 458-466. DOI
7	C.M. Chen, T.W. Tsai, and C.C. Hung, "Fast Transient Low-Dropout Voltage Regulator with Hybrid Dynamic Biasing Technique for SoC Application," IEEE Trans. Very Large Scale Integr. Syst., vol. 21, no. 9, Sept. 2013, pp. 1742-1747. DOI
8	J. Guo et al., "Power-Area-Efficient Transient-Improved Capacitor-Free FVF-LDO with Digital Detecting Technique," Electron. Lett., vol. 51, no. 1, Jan. 2015, pp. 8-9. DOI
9	J. Guo and K.N. Leung, "A 6- ${\mu}W$ Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology," IEEE J. Solid-State Circuits, vol. 45, no. 9, Sept. 2010, pp. 1896-1905. DOI
10	X.L. Tan et al., "A FVF LDO Regulator with Dual-summed Miller Frequency Compensation for Wide Load Capacitance Range Applications," IEEE Trans. Circuits Syst. I: Regular Paper, vol. 61, no. 5, May 2014, pp. 1304-1312. DOI
11	Y. Lu et al., "A Fully-Integrated Low-Dropout Regulator with Full-Spectrum Power Supply Rejection," IEEE Trans. Circuits Syst. I: Regular Paper, vol. 62, no. 3, Mar. 2015, pp. 707-716. DOI
12	J. Torres et al., "Low Drop-Out Voltage Regulators: Capacitorless Architecture Comparison," IEEE Circuits Syst. Mag., vol. 14, no. 2, 2014, pp. 6-26. DOI
13	S.S. Chong and P.K. Chan, "A Sub-1 V Transient-Enhanced Output-Capacitorless LDO Regulator with Push-Pull Composite Power Transistor," IEEE Trans.Very Large Scale Integr. Syst., vol. 22, no. 11, Nov. 2014, pp. 2297-2306. DOI
14	S.W. Hong and G.H. Cho, "High-Gain Wide-Bandwidth Capacitor-Less Low-Dropout Regulator (LDO) for Mobile Applications Utilizing Frequency Response of Multiple Feedback Loops," IEEE Trans. Circuits Syst. I: Regular Paper, vol. 63, no. 1, Jan. 2016, pp. 46-57. DOI
15	A. Maity and A. Patra, "A Hybrid-Mode Operational Transconductance Amplifier for an Adaptively Biased Low Dropout Regulator," IEEE Trans. Power Electron., vol. 32, no. 2, Feb. 2017, pp. 1245-1254. DOI
16	A. Maity and A. Patra, "Tradeoffs Aware Design Procedure for an Adaptively Biased Capacitorless Low Dropout Regulator Using Nested Miller Compensation," IEEE Trans. Power Electron., vol. 31, no. 1, Jan. 2016, pp. 369-380. DOI
17	R.G. Carvajal et al., "The Flipped Voltage Follower: a Useful Cell for Low-Voltage Low-Power Circuit Design," IEEE Trans. Circuits Syst. I: Regular Paper, vol. 52, no. 7, July 2005, pp. 1276-1291. DOI
18	J. Ramirez-Angulo et al., "Comparison of Conventional and New Flipped Voltage Structures with Increased Input/Output Signal Swing and Current Sourcing/Sinking Capabilities," Midwest Symp. Circuits Syst., Covington, KY, USA, Aug. 7-10, 2005, pp. 1151-1154.
19	Y. Lu et al., "A 312 ps Response-Time LDO with Enhanced Super Source Follower in 28 nm CMOS," Electron. Lett., vol. 52, no. 16, Aug. 2016, pp. 1368-1370. DOI
20	T.Y. Man et al., "Development of Single-Transistor-Control LDO Based on Flipped Voltage Follower for SoC," IEEE Trans. Circuits Syst. I: Regular Paper, vol. 55, no. 5, June 2008, pp. 1392-1401. DOI
21	Y. Kim and S.-S. Lee, "A Capacitorless LDO Regulator with Fast Feedback Technique and Low-Quiescent Current Error Amplifier," IEEE Trans. Circuits Syst. II: Exp. Briefs, June 2013, vol. 60, no. 6, pp. 326-330. DOI
22	S. Chong and P.K. Chan, "A 0.9- ${\mu}$ /A Quiescent Current Output-Capacitorless LDO Regulator with Adaptive Power Transistors in 65-nm CMOS," IEEE Trans. Circuits Syst. I: Regular Paper, vol. 60, no. 4, Apr. 2013, pp. 1072-1081. DOI
23	X. Ming et al., "An Ultrafast Adaptively Biased Capacitorless LDO with Dynamic Charging Control," IEEE Trans. Circuits Syst. II Exp. Briefs, vol. 59, no. 1, Jan. 2012, pp. 40-44. DOI