1 |
V. Srinivasan et al., "A 20 mW 61 dB SNDR (60 MHz BW) 1b 3rd-Order Continuous-Time Delta-Sigma Modulator Clocked at 6 GHz in 45 nm CMOS," IEEE Int. Solid-State Circuits Conf. Dig. Techn. Papers, San Francisco, CA, USA, Feb. 19-23, 2012, pp. 158-160.
|
2 |
E. Prefasi et al., "A , Wide Bandwidth Continuous-Time ADC Based on a Time Encoding Quantizer in CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 10, Oct. 2009, pp. 2745-2754.
DOI
|
3 |
J.-P. Petit, Digital Transmission System with a Double Analog Integrator Delta Sigma Coder and a Double Digital Integrator Delta Sigma Decoder, US patent 4,301,446, July 17, 1980, Nov. 17, 1981.
|
4 |
R. Zanbaghi, P.K. Hanumolu, and T.S. Fiez, "An 80-dB DR, 7.2-MHz Bandwidth Single Opamp Biquad Based CT Modulator Dissipating 13.7-mW," IEEE J. Solid-State Circuits, vol. 48, no. 2, Feb. 2013, pp. 487-501.
DOI
|
5 |
C.-H. Weng et al., "An 8.5 MHz 67.2 dB SNDR CTDSM with ELD Compensation Embedded Twin-T SAB and Circular TDC-Based Quantizer in 90 nm CMOS," Symp. VLSI Circuits, Dig. Techn. Papers., Honolulu, HI, USA, June 10-13, 2014, pp. 1-2.
|
6 |
H.-C. Tsai et al., "A 64-fJ/Conv.-Step Continuous-Time Modulator in 40-nm CMOS Using Asynchronous SAR Quantizer and Digital Truncator," IEEE J. Solid-State Circuits, vol. 48, no. 11, Nov. 2013, pp. 2637-2648.
DOI
|
7 |
R.H.M. van Veldhoven et al., "A 3.3-mW Modulator for UMTS in CMOS with 70-dB Dynamic Range in 2-MHz Bandwidth," IEEE J. Solid-State Circuits, vol. 37, no. 12, Dec. 2002, pp. 1645-1652.
DOI
|
8 |
J.A. Cherry and W.M. Snelgrove, "Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion," Boston, MA, USA: Kluwer, 2000.
|
9 |
K. Nguyen et al., "A 106-dB SNR Hybrid Oversampling Analog-to-Digital Converter for Digital Audio," IEEE J. Solid-State Circuits, vol. 40, no. 12, Dec. 2005, pp. 2408-2415.
DOI
|
10 |
K.-P. Pun, S. Chatterjee, and P.R. Kinget, "A 0.5-V 74-dB SNDR 25-kHz Continuous-Time Delta-Sigma Modulator with a Return-to-Open DAC," IEEE J. Solid-State Circuits, vol. 42, no. 3, Mar. 2007, pp. 496-507.
DOI
|
11 |
C. Kim, S. Lee, and S. Choi, "A 900 MHz Zero-IF RF Transceiver for IEEE 802.15.4g SUN OFDM Systems," ETRI J., vol. 36, no. 3, June 2014, pp. 352-360.
DOI
|
12 |
Y.-K. Cho and B.H. Park, "Single Opamp Second-Order Loop Filter for Continuous-Time Delta-Sigma Modulators," Electron. Lett., vol. 51, no. 8, Apr. 2015, pp. 619-621.
DOI
|
13 |
S. Yan and E. Sanchez-Sinencio, "A Continuous-Time Modulator with 88-dB Dynamic Range and 1.1-MHz Signal Bandwidth," IEEE J. Solid-State Circuits, vol. 39, no. 1, Jan. 2004, pp. 75-86.
DOI
|
14 |
B. Kumar and J. Silva-Martinez, "A Robust Feedforward Compensation Scheme for Multistage Operational Transconductance Amplifiers with No Miller Capacitors," IEEE J. Solid-State Circuits, vol. 38, no. 2, Feb. 2003, pp. 237-243.
DOI
|
15 |
Y.-K. Cho et al., "A 9-bit 80 MS/s Successive Approximation Register Analog-to-Digital Converter with a Capacitor Reduction Technique," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 7, July 2010, pp. 502-506.
DOI
|
16 |
M. Anderson and L. Sundstrom, "Design and Measurement of a CT ADC with Switched-Capacitor Switched-Resistor Feedback," IEEE J. Solid-State Circuits, vol. 44, no. 2, Feb. 2009, pp. 473-483.
DOI
|
17 |
V. Singh et al., "A 16 MHz BW 75 dB DR CT ADC Compensated for More than One Cycle Excess Loop Delay," IEEE J. Solid-State Circuits, vol. 47, no. 8, Aug. 2012, pp. 1884-1895.
DOI
|
18 |
G. Mitteregger et al., "A 20-mW 640-MHz CMOS Continuous-Time ADC with 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB," IEEE J. Solid-State Circuits, vol. 41, no. 12, Dec. 2006, pp. 2641-2649.
DOI
|
19 |
Y. Seo et al., "3-Level Envelope Delta-Sigma Modulation RF Signal Generator for High-Efficiency Transmitters," ETRI J., vol. 36, no. 6, Dec. 2014, pp. 924-930.
DOI
|
20 |
K. Matsukawa et al., "A Fifth-Order Continuous-Time Delta-Sigma Modulator with Single-Opamp Resonator," IEEE J. Solid-State Circuits, vol. 45, no. 4, Apr. 2010, pp. 697-706.
DOI
|
21 |
A. Jain, M. Venkatesan, and S. Pavan, "Analysis and Design of a High Speed Continuous-Time Modulator Using the Assisted Opamp Technique," IEEE J. Solid-State Circuits, vol. 47, no. 7, July 2012, pp. 1615-1625.
DOI
|
22 |
P. Crombez et al., "A Single Bit 6.8 mW 10 MHz Power-Optimized Continuous-Time with 67 dB DR in 90 nm CMOS," Proc. European Solid-State Circuits Conf., Athens, Greece, Sept. 14-18, 2009, pp. 336-339.
|