1 |
T. Oh and R. Harjani, "A 5 Gb/s 2 2 MIMO Crosstalk Cancellation Scheme for High-Speed I/Os," IEEE Custom Integr. Circuits Conf., San Jose, CA, USA, Sept. 19-22, 2010, pp. 1-4.
|
2 |
T. Oh and R. Harjani, "A 6-Gb/s MIMO Crosstalk Cancellation Scheme for High-Speed I/Os," IEEE J. Solid-State Circuits, vol. 46, no. 8, Aug. 2011, pp. 1843-1856.
DOI
|
3 |
T. Oh and R. Harjani, "4 12 Gb/s 0.96 pJ/b/lane Analog-IIR Crosstalk Cancellation and Signal Reutilization Receiver for Single-Ended I/Os in 65 nm CMOS," Symp. VLSI Circuits, Honolulu, HI, USA, June 13-15, 2012, pp. 140-141.
|
4 |
T. Oh and R. Harjani, "A 12 Gb/s Multi-channel I/O Using MIMO Crosstalk Cancellation and Signal Reutilization in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 48, no. 6, June 2013, pp. 1383-1397.
DOI
|
5 |
S.-K. Lee et al., "A 5 Gb/s Single-Ended Parallel Receiver with Adaptive Crosstalk-Induced Jitter Cancellation," IEEE J. Solid-State Circuits, vol. 48, no. 9, Sept. 2013, pp. 2118-2127.
DOI
|
6 |
Y. Hidaka et al., "A 4-Channel 10.3 Gb/s Transceiver with Adaptive Phase Equalizer for 4-to-41 dB Loss PCB Channel," IEEE Int. Solid-State Circuits Conf., San Francisco, CA, USA, Feb. 20-24, 2011, pp. 346-348.
|
7 |
S.C. Shahramian et al., "A Pattern-Guided Adaptive Equalizer in 65 nm CMOS," IEEE Int. Solid-State Circuits Conf., San Francisco, CA, USA, Feb. 20-24, 2011, pp. 354-356.
|
8 |
Y.-C. Huang and S.I. Liu, "A 6 Gb/s Receiver with 32.7 dB Adaptive DFE-IIR Equalization," IEEE Int. Solid-State Circuits Conf., San Francisco, CA, USA, Feb. 20-24, 2011, pp. 356-358.
|
9 |
J.-S. Choi, D.-K. Jeong, and M.-S. Hwang, "A 0.18 CMOS 3.5-Gb/s Continuous-Time Adaptive Cable Equalizer Using Enhanced Low-Frequency Gain Control Method," IEEE J. Solid-State Circuits, vol. 39, no. 3, Mar. 2004, pp. 419-425.
DOI
|
10 |
B.-E. Jun, D.-J. Park, and Y.-W. Kim, "Convergence Analysis of Sign-Sign LMS Algorithm for Adaptive Filters with Correlated Gaussian Data," Int. Conf. Acoust., Speech, Signal Process., Detroit, MI, USA, May 9-12, 1995, pp. 1380-1383.
|
11 |
W.-S. Kim, C.-K. Seong, and W.-Y. Choi, "A 5.4 Gb/s Adaptive Equalizer Using Asynchronous-Sampling Histograms," IEEE Int. Solid-State Circuits Conf., San Francisco, CA, USA, Feb. 20-24, 2011, pp. 358-359.
|