Browse > Article
http://dx.doi.org/10.4218/etrij.15.0114.0306

Adaptive Techniques for Joint Optimization of XTC and DFE Loop Gain in High-Speed I/O  

Oh, Taehyoun (Department of Electronic Engineering, Kwangwoon University)
Harjani, Ramesh (Department of Electrical and Computer Engineering, University of Minnesota)
Publication Information
ETRI Journal / v.37, no.5, 2015 , pp. 906-916 More about this Journal
Abstract
High-speed I/O channels require adaptive techniques to optimize the settings for filter tap weights at decision feedback equalization (DFE) read channels to compensate for channel inter-symbol interference (ISI) and crosstalk from multiple adjacent channels. Both ISI and crosstalk tend to vary with channel length, process, and temperature variations. Individually optimizing parameters such as those just mentioned leads to suboptimal solutions. We propose a joint optimization technique for crosstalk cancellation (XTC) at DFE to compensate for both ISI and XTC in high-speed I/O channels. The technique is used to compensate for between 15.7 dB and 19.7 dB of channel loss combined with a variety of crosstalk strengths from $60mV_{p-p}$ to $180mV_{p-p}$ adaptively, where the transmit non-return-to-zero signal amplitude is a constant $500mV_{p-p}$.
Keywords
Crosstalk cancellation; inter-symbol interference; bandwidth; pre-emphasis; equalization; parallel interfaces; single-ended I/Os; high-speed link; pulse response; jitter; vertical eye-opening; joint optimization; ISI; XTC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 T. Oh and R. Harjani, "A 5 Gb/s 2 ${\times}$ 2 MIMO Crosstalk Cancellation Scheme for High-Speed I/Os," IEEE Custom Integr. Circuits Conf., San Jose, CA, USA, Sept. 19-22, 2010, pp. 1-4.
2 T. Oh and R. Harjani, "A 6-Gb/s MIMO Crosstalk Cancellation Scheme for High-Speed I/Os," IEEE J. Solid-State Circuits, vol. 46, no. 8, Aug. 2011, pp. 1843-1856.   DOI
3 T. Oh and R. Harjani, "4${\times}$12 Gb/s 0.96 pJ/b/lane Analog-IIR Crosstalk Cancellation and Signal Reutilization Receiver for Single-Ended I/Os in 65 nm CMOS," Symp. VLSI Circuits, Honolulu, HI, USA, June 13-15, 2012, pp. 140-141.
4 T. Oh and R. Harjani, "A 12 Gb/s Multi-channel I/O Using MIMO Crosstalk Cancellation and Signal Reutilization in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 48, no. 6, June 2013, pp. 1383-1397.   DOI
5 S.-K. Lee et al., "A 5 Gb/s Single-Ended Parallel Receiver with Adaptive Crosstalk-Induced Jitter Cancellation," IEEE J. Solid-State Circuits, vol. 48, no. 9, Sept. 2013, pp. 2118-2127.   DOI
6 Y. Hidaka et al., "A 4-Channel 10.3 Gb/s Transceiver with Adaptive Phase Equalizer for 4-to-41 dB Loss PCB Channel," IEEE Int. Solid-State Circuits Conf., San Francisco, CA, USA, Feb. 20-24, 2011, pp. 346-348.
7 S.C. Shahramian et al., "A Pattern-Guided Adaptive Equalizer in 65 nm CMOS," IEEE Int. Solid-State Circuits Conf., San Francisco, CA, USA, Feb. 20-24, 2011, pp. 354-356.
8 Y.-C. Huang and S.I. Liu, "A 6 Gb/s Receiver with 32.7 dB Adaptive DFE-IIR Equalization," IEEE Int. Solid-State Circuits Conf., San Francisco, CA, USA, Feb. 20-24, 2011, pp. 356-358.
9 J.-S. Choi, D.-K. Jeong, and M.-S. Hwang, "A 0.18 ${\mu}m$ CMOS 3.5-Gb/s Continuous-Time Adaptive Cable Equalizer Using Enhanced Low-Frequency Gain Control Method," IEEE J. Solid-State Circuits, vol. 39, no. 3, Mar. 2004, pp. 419-425.   DOI
10 B.-E. Jun, D.-J. Park, and Y.-W. Kim, "Convergence Analysis of Sign-Sign LMS Algorithm for Adaptive Filters with Correlated Gaussian Data," Int. Conf. Acoust., Speech, Signal Process., Detroit, MI, USA, May 9-12, 1995, pp. 1380-1383.
11 W.-S. Kim, C.-K. Seong, and W.-Y. Choi, "A 5.4 Gb/s Adaptive Equalizer Using Asynchronous-Sampling Histograms," IEEE Int. Solid-State Circuits Conf., San Francisco, CA, USA, Feb. 20-24, 2011, pp. 358-359.