1 |
B. Ismet, O. Caty, and Y. Wong, "Highly Configurable Programmable Built-In Self Test Architecture for High-Speed Memories," IEEE VLSI Test Symp., Palm Springs, CA, USA, May 1-5, 2005, pp. 21-26.
|
2 |
S. Boutobza et al., "Programmable Memory BIST," IEEE Int. Test Conf., Austin, TX, USA, Nov. 8-10, 2005, pp. 1155-1164.
|
3 |
Y. Park et al., "A Flexible Programmable Memory BIST for Embedded Single-Port Memory and Dual-Port Memory," ETRI J., vol. 35, no. 5, Oct. 2013, pp. 808-818.
DOI
|
4 |
M. Kume et al., "Programmable At-Speed Array and Functional BIST for Embedded DRAM LSI," IEEE Int. Test Conf., Charlotte, NC, USA, Oct. 26-28, 2004, pp. 988-996.
|
5 |
T. Han et al., "High Repair Efficiency BIRA Algorithm with a Line Fault Scheme," ETRI J., vol. 32, no. 4, Aug. 2010, pp. 642-644.
DOI
|
6 |
Z. Al-Ars and A.J. van de Goor, "Static and Dynamic Behavior of Memory Cell Array Spot Defects in Embedded DRAMs," IEEE Trans. Comput., vol. 52, no. 3, Mar. 2003, pp. 293-309.
DOI
|