Browse > Article
http://dx.doi.org/10.4218/etrij.15.0114.0578

HV-SoP Technology for Maskless Fine-Pitch Bumping Process  

Son, Jihye (Components & Materials Research Laboratory, ETRI)
Eom, Yong-Sung (Components & Materials Research Laboratory, ETRI)
Choi, Kwang-Seong (Components & Materials Research Laboratory, ETRI)
Lee, Haksun (Components & Materials Research Laboratory, ETRI)
Bae, Hyun-Cheol (Components & Materials Research Laboratory, ETRI)
Lee, Jin-Ho (Components & Materials Research Laboratory, ETRI)
Publication Information
ETRI Journal / v.37, no.3, 2015 , pp. 523-532 More about this Journal
Abstract
Recently, we have witnessed the gradual miniaturization of electronic devices. In miniaturized devices, flip-chip bonding has become a necessity over other bonding methods. For the electrical connections in miniaturized devices, fine-pitch solder bumping has been widely studied. In this study, high-volume solder-on-pad (HV-SoP) technology was developed using a novel maskless printing method. For the new SoP process, we used a special material called a solder bump maker (SBM). Using an SBM, which consists of resin and solder powder, uniform bumps can easily be made without a mask. To optimize the height of solder bumps, various conditions such as the mask design, oxygen concentration, and processing method are controlled. In this study, a double printing method, which is a modification of a general single printing method, is suggested. The average, maximum, and minimum obtained heights of solder bumps are $28.3{\mu}m$, $31.7{\mu}m$, and $26.3{\mu}m$, respectively. It is expected that the HV-SoP process will reduce the costs for solder bumping and will be used for electrical interconnections in fine-pitch flip-chip bonding.
Keywords
HV-SoP; maskless bumping; fine pitch; SBM; PCB; solder powder; resin;
Citations & Related Records
Times Cited By KSCI : 9  (Citation Analysis)
연도 인용수 순위
1 S.C. Johnson, "Flip-Chip Packaging Becomes Competitive," Semicond. Int., May 1, 2009.
2 H.-C. Bae et al., "Fine-Pitch Solder on Pad Process for Microbump Interconnection," ETRI J., vol. 35, no. 6, Dec. 2013, pp. 1152-1155.   DOI
3 Yole Development, "Flip-Chip Market & Technology Trends," Business Update, Feb. 2013.
4 R.W. Kay et al., "Ultra-Fine Pitch Stencil Printing for a Low Cost and Low Temperature Flip-Chip Assembly Process," IEEE Trans. Compon. Packag. Technol., vol. 30, no. 1, Mar. 2007, pp. 129-136.   DOI
5 L. Li and P. Thompson, "Stencil Printing Process Development for Flip Chip Interconnect," IEEE Trans. Electron. Packag. Manuf., vol. 23, no. 3, July 2000, pp. 165-170.   DOI
6 J. Pan et al., "Critical Variables of Solder Paste Stencil Printing for Micro-BGA and Fine-Pitch QFP," IEEE Trans. Electron. Packag. Manuf., vol. 27, no. 2, Apr. 2004, pp. 125-132.   DOI
7 M. Gerber et al., "Next-Generation Fine Pitch Cu Pillar Technology - Enabling Next-Generation Silicon Nodes," Electron. Compon. Technol. Conf., Lake Buena Vista, FL, USA, May 31-June 3, 2011, pp. 612-618.
8 K.-S. Choi et al., "Novel Maskless Bumping for 3D Integration," ETRI J., vol. 32, no. 2, Apr. 2010, pp. 342-344.   DOI
9 K.-S. Choi et al., "Novel Bumping Material for Solder-on-Pad Technology," ETRI J., vol. 33, no. 4, Aug. 2011, pp. 637-640.   DOI
10 K.-S. Choi et al., "Novel Bumping Process for Solder-on-Pad Technology," ETRI J., vol. 35, no. 2, Apr. 2013, pp. 340-343.   DOI
11 Y.-S. Eom et al., "Optimization of Material and Process for FinePitch LV-SoP Technology," ETRI J., vol. 35, no. 4, Aug. 2013, pp. 625-631.   DOI
12 K.-J. Sung et al., "Novel Bumping and Underfill Technologies for 3D IC Integration," ETRI J., vol. 34, no. 5, Oct. 2012, pp. 706- 712.   DOI
13 Y.-S. Eom et al., "Electrical Interconnection with a Smart ACA Composed of Fluxing Polymer and Solder Powder," ETRI J., vol. 32, no. 3, June 2010, pp. 414-420.   DOI
14 Y.-S. Eom et al., "Characterization of Polymer Matrix and Low Melting Point Solder for Anisotropic Conductive Film," Microelectron. Eng., vol. 85, no. 2, Feb. 2008, pp. 327-331.   DOI
15 J.W. Baek, K.-S. Jang, and Y.-S. Eom, "Chemo-rheological Characteristic of a Self-Assembling Anisotropic Conductive Adhesive System Containing a Low-Melting Point Solder," Microelectron. Eng., vol. 87, 2010, pp. 1968-1972.   DOI
16 H.-E. Bae et al., "Fine-Pitch, Low-Volume Solder-on-Pad Process," IEEE Electron. Packag. Technol. Conf., Singapore, Dec. 5-7, 2012, pp. 723-727.
17 K.-S. Jang et al., "Catalytic Behavior of Sn/Bi Metal Powder in Anhydride-Based Epoxy Curing," J. Nanosci. Nanotechnol., vol. 9, no. 12, Dec. 2009, pp. 7461-7466.
18 Y.-S. Eom et al., "Characterization of a Hybrid Cu Paste as an Isotropic Conductive Adhesive," ETRI J., vol. 33, no. 6, Dec. 2011, pp. 864-870.
19 Y.-S. Eom et al., "Characterization of Fluxing and Hybrid Underfills with Micro-encapsulated Catalyst for a Long Pot Life," ETRI J., vol. 36, no. 3, June 2014, pp. 343-351.   DOI
20 M. Dong et al., "Effects of Nitrogen on Wettability and Reliability of Lead-Free Solder in Reflow Soldering," ICEPT-HDP, Beijing, China, Aug. 10-13, 2009, pp. 147-151.
21 S.A. Belyakov, "Nitrogen in Reflow Soldering of Lead-Free Solders," Siberian Russian Workshop Tutorials Electron Devices Mater., Erlagol, Russia, July 1-5, 2007, pp. 84-85.