1 |
S.-L. Chen and M.-D. Ker, "A New Schmitt Trigger Circuit in a 1/2.5-V CMOS Process to Receive 3.3-V Input Signals," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 7, July 2005, pp. 361-365.
DOI
ScienceOn
|
2 |
M. Steyaert and W. Sansen, "Novel CMOS Schmitt Trigger," Electron. Lett., vol. 22, no. 4, Feb. 1986, pp. 203-204.
DOI
ScienceOn
|
3 |
I.M Filanovsky and H. Baltes, "CMOS Schmitt Trigger Design," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 41, no. 1, Jan. 1994, pp. 46-49.
DOI
ScienceOn
|
4 |
M.J.S Smith, "On the Circuit Analysis of the Schmitt Trigger," IEEE J. Solid-State Circuits, vol. 23, no. 1, Feb. 1988, pp. 292-294.
DOI
ScienceOn
|
5 |
T.-J. Lee, T.-Y. Chang, and C.-C. Wang, "Wide-Range 5.0/3.3/1.8-V I/O Buffer Using 3.3-V CMOS Technology," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 4, Apr. 2009, pp. 763-772.
DOI
ScienceOn
|
6 |
A.-J. Annema, G. Geelen, and P.C. de Jong, "5.5-V I/O in a 2.5-V CMOS Technology," IEEE J. Solid-State Circuits, vol. 36, no. 3, Mar. 2001, pp. 528-538.
DOI
ScienceOn
|
7 |
G.P. Singh and R.B. Salem, "High-Voltage-Tolerant I/O Buffers with Low-Voltage CMOS Process," IEEE J. Solid-State Circuits, vol. 34, no. 11, Nov. 1999, pp. 1512-1525.
DOI
ScienceOn
|
8 |
D.-Y. Chen, "Design of a Mixed 3.3 V and 5 V PCI I/O Buffer," Proc. IEEE Int. ASIC Conf., 1996, pp. 336-339.
|
9 |
C.-H. Chuang and M.-D. Ker, "Design on Mixed-Voltage-Tolerant I/O Interface with Novel Tracking Circuits in a CMOS Technology," Proc. IEEE Int. Symp. Circuits Syst., vol. 2, May 2004, pp. 577-580.
|
10 |
M. Pelgrom and E. Dijkmans, "A 3/5 V Compatible I/O Buffer," IEEE J. Solid-State Circuits, vol. 30, no. 7, July 1995, pp. 823-825.
DOI
ScienceOn
|
11 |
M.-D. Ker and S.-L. Chen, "Mixed-Voltage I/O Buffer with Dynamic Gate-Bias Circuit to Achieve Input Tolerance by Using Devices and Single Supply," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2005, pp. 524-525.
|
12 |
M.-D. Ker and S.-L. Chen, "Design of Mixed-Voltage I/O Buffer by Using NMOS-Blocking Technique," IEEE J. Solid-State Circuits, vol. 41, no. 10, Oct. 2006, pp. 2324-2333.
DOI
ScienceOn
|
13 |
M. Takahashi et al., "3.3V-5V Compatible I/O Circuit without Thick Gate Oxide," Proc. IEEE Custom Integr. Circuits Conf., 1992, pp. 23.3.1-23.3.4.
|
14 |
H. Sanchez et al., "A Versatile 3.3/2.5/1.8-V CMOS I/O Driver Built in a , 3.5-nm Tox, 1.8-V CMOS Technology," IEEE J. Solid-State Circuits, vol. 34, no. 11, Nov. 1999, pp. 1501-1511.
DOI
ScienceOn
|
15 |
M.-D. Ker, S.-L. Chen, and C.-S. Tsai, "Overview and Design of Mixed-Voltage I/O Buffers with Low-Voltage Thin-Oxide CMOS Transistors," IEEE Trans. Circuits Syst. I, Regular Papers, vol. 53, no. 9, Sept. 2006, pp. 1934-1945.
DOI
ScienceOn
|
16 |
M.-D. Ker and C.-S. Tsai, "Design of 2.5 V/5 V Mixed-Voltage CMOS I/O Buffer with Only Thin Oxide Device and Dynamic N-Well Bias Circuits," Proc. IEEE Int. Symp. Circuits Syst., vol. 5, 2003, pp. 97-100.
|
17 |
G. Liu, Y. Wang, and S. Jia, "A New Design of Mixed-Voltage I/O Buffers with Low-Voltage-Thin-Oxide CMOS Process," Proc. Int. Conf. ASIC, Oct. 2007, pp. 201-204.
|
18 |
M.-D. Ker and F.-L. Hu, "Design on Mixed-Voltage I/O Buffers with Consideration of Hot-Carrier Reliability," Proc. Int. Symp. VLSI-DAT, Apr. 2007, pp. 1-4.
|
19 |
C.-C. Huang et al., " Wide-Range I/O Buffer Using 3.3-V CMOS Technology," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 2, Feb. 2010, pp. 126-130.
DOI
ScienceOn
|
20 |
T.-J. Lee, W.-C. Chang, and C.-C. Wang, "Mixed-Voltage I/O Buffer Using CMOS Technology," 15th IEEE Int. Conf. Electron., Circuits, Syst., Aug. 31-Sept. 3, 2008, pp. 850-853.
|