1 |
S.C. Johnson, "Flip-Chip Packaging Becomes Competitive," Semiconductor Int., May 2009.
|
2 |
M. Gerber et al, "Next Generation Fine Pitch Cu Pillar Technology - Enabling Next Generation Silicon Nodes," Proc. Electron. Compon. Technol. Conf., 2011, pp. 612-618.
|
3 |
R. Agarwal et al, "Cu/Sn Microbumps Interconnect for 3D TSV Chip Stacking," Proc. Electron. Compon. Technol. Conf., 2010, pp. 858-863.
|
4 |
K.-S. Choi et al., "Novel Maskless Bumping for 3D Integration," ETRI J., vol. 32, no. 2, Apr. 2010, pp. 342-344.
DOI
ScienceOn
|
5 |
K.-S. Choi et al., "Novel Bumping Material for Solder-on-Pad Technology," ETRI J., vol. 33, no. 4, Aug. 2011, pp. 637-640.
DOI
ScienceOn
|
6 |
K.-J. Sung et al, "Novel Bumping and Underfill Technologies for 3D IC Integration," ETRI J., vol. 34, no. 5, Oct. 2012, pp. 706-712.
DOI
ScienceOn
|
7 |
Y.-S. Eom et al., "Characterization of Polymer Matrix and Low Melting Point Solder for Anisotropic Conductive Film," Microelectron. Eng., vol. 85, 2008, pp. 327-331.
DOI
ScienceOn
|
8 |
Y.-S. Eom et al., "Electrical Interconnection with a Smart ACA Composed of Fluxing Polymer and Solder Powder," ETRI J., vol. 32, no. 3, June 2010, pp. 414-421.
DOI
ScienceOn
|
9 |
Solder Paste Task Group (5-22b) of IPC, "J-STD-005: Requirements for Soldering Pastes," IPC standardization document, Jan. 1995.
|