1 |
Y. Cong et al., "A 1.5-V 14-Bit 100-MSample/s Self-Calibrated DAC," IEEE J. Solid-State Circuits, vol. 38, no. 12, Dec. 2003, pp. 2051-2060.
DOI
ScienceOn
|
2 |
J. Bastos et al., "A 12-Bit Intrinsic Accuracy High-Speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, no. 12, Dec. 1998, pp. 1959-1969.
DOI
ScienceOn
|
3 |
C-H. Lin and K. Bult, "A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2," IEEE J. Solid-State Circuits, vol. 33, no. 12, Dec. 1998, pp. 1948-1958.
DOI
ScienceOn
|
4 |
A. Van den Bosch et al., "A 10-Bit 1-GSample/s Nyquist Current- Steering CMOS D/A Converter," IEEE J. Solid-State Circuits, vol. 36, no. 3, Mar. 2001, pp. 315-324.
DOI
ScienceOn
|
5 |
K. O'Sullivan et al., "A 12-bit 320-MSample/s Current-Steering CMOS D/A Converter in 0.44 mm2," IEEE J. Solid-State Circuits, vol. 39, no. 7, July 2004, pp. 1064-2060.
DOI
ScienceOn
|
6 |
J.A. Starzyk et al., "A Cost-Effective Approach to the Design and Layout of a 14-b Current-Steering DAC Macrocell," IEEE Trans. Circuits Sys. I, Reg. Papers, vol. 51, no. 1, Jan. 2004, pp. 196-300.
DOI
ScienceOn
|
7 |
J. Deveugele et al., "A 10-bit 250-MS/s Binary-Weighted Current- Steering DAC," IEEE J. Solid-State Circuits, vol. 41, no. 2, Feb. 2006, pp. 320-329.
DOI
ScienceOn
|
8 |
D.A. Mercer, "Low-Power Approaches to High-Speed Current- Steering Digital-to-Analog Converters in 0.18-{}m CMOS," IEEE J. Solid-State Circuits, vol. 42, no. 8, Aug. 2007, pp. 1688-1698.
DOI
ScienceOn
|
9 |
C.-H. Lin et al., "A 12 bit 2.9 GS/s DAC with IM3 < -60 dBc Beyond 1 GHz in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 12, Dec. 2009, pp. 3285-3293.
DOI
ScienceOn
|