A Subthreshold CMOS RF Front-End Design for Low-Power Band-III T-DMB/DAB Receivers
![]() ![]() |
Kim, Seong-Do
(Convergence Components & Materials Research Laboratory, ETRI)
Choi, Jang-Hong (Convergence Components & Materials Research Laboratory, ETRI) Lee, Joo-Hyun (Convergence Components & Materials Research Laboratory, ETRI) Koo, Bon-Tae (Convergence Components & Materials Research Laboratory, ETRI) Kim, Cheon-Soo (Convergence Components & Materials Research Laboratory, ETRI) Eum, Nak-Woong (Convergence Components & Materials Research Laboratory, ETRI) Yu, Hyun-Kyu (Convergence Components & Materials Research Laboratory, ETRI) Jung, Hee-Bum (Convergence Components & Materials Research Laboratory, ETRI) |
1 | K. To et al., "High Frequency Noise Characteristics of RF MOSFETs in Subthreshold Region," IEEE RFIC, June 2003, pp. 163-166. |
2 |
H. Lee et al., "A |
3 | B.G. Perumana et al., "A Low-Power Fully Monolithic Subthreshold CMOS Receiver With Integrated LO Generation for 2.4 GHz Wireless PAN Applications," IEEE JSSC, Oct. 2008, pp. 2229-2238. |
4 | M. Notten et al., "A Low-IF CMOS Double Quadrature Mixer Exhibiting 58 dB of Image Rejection for Silicon TV Tuners," IEEE RFIC, June 2005, pp. 171-174. |
5 | J. Crols et al., "Low-IF Topologies for High-Performance Analog Front Ends of Fully Integrated Receivers," IEEE Trans. Circuits Syst. II, vol. 45, Mar. 1998, pp. 269-282. DOI ScienceOn |
6 |
B. De Muer et al., "A CMOS Monolithic |
7 | I. Nam et al., "A Wideband CMOS RF Front-End Using AC-Coupled Current Mirrored Technique for Multiband Multistandard Mobile TV Tuners," IEEE Micro. Wireless Comp. Lett, Oct. 2007, pp. 739-741. |
8 | M. Jeong et al., "A 65nm CMOS Low-Power Small-Size Multistandard, Multiband Mobile Broadcasting Receiver SoC," IEEE ISSCC, Feb. 2010, pp. 460-461. |
9 | I. Vassiliou et al., "A 65 nm CMOS Multistandard, Multiband TV Tuner for Mobile and Multimedia Applications," IEEE JSSC, vol. 43, no. 7, July 2008, pp. 1522-1533. |
10 | J. Chang et al., "A Multistandard Multiband Mobile TV RF SoC in 65nm CMOS," IEEE ISSCC, Feb. 2010, pp. 462-463. |
![]() |