1 |
D. Sylverster and K. Keutzer, "A Global Wiring Paradigm for Deep Submicron Design," IEEE Trans. CAD Integr. Circuits Syst., vol. 19, no. 2, Feb. 2000, pp. 242-252.
DOI
ScienceOn
|
2 |
International Technology Roadmap for Semiconductors, Semiconductor Industry Association, 2009.
|
3 |
J. Sparso and S.B. Furber, Principles of Asynchronous Circuit Design: A System Perspective, Kluwer Academic Publishers, 2001.
|
4 |
W.F. McLaughlin, A. Mitra, and S.M. Nowick, "Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication," IEEE Trans. VLSI Syst., vol. 17, no. 7, July 2009, pp. 923-928.
DOI
|
5 |
M.E. Dean, T.E. Williams, and D.L. Dill, "Efficient Self-Timing with Level-Encoded 2-Phase Dual-Rail (LEDR)," Adv. Research VLSI, UC Santa Cruz, 1991, pp. 55-70.
|
6 |
J.S. Lee, "On-Chip Bus Serialization Method for Low-Power Communications," ETRI J., vol. 32, no. 4, Aug. 2010, pp. 540-547.
DOI
|
7 |
M.H. Oh and D.S. Har, "Low Delay-Power Product Current- Mode Multiple Valued Logic for Delay-Insensitive Data Transfer Mechanism," IEICE Trans. Fundamentals, vol. E88-A, no. 5, May 2005, pp. 1379-1383.
DOI
ScienceOn
|