Symmetric Adiabatic Logic Circuits against Differential Power Analysis |
Choi, Byong-Deok
(Department of Electronics and Communications Engineering, Hanyang University)
Kim, Kyung-Eun (Department of Electronics and Communications Engineering, Hanyang University) Chung, Ki-Seok (Department of Electronics and Communications Engineering, Hanyang University) Kim, Dong-Kyue (Department of Electronics and Communications Engineering, Hanyang University) |
1 | Y. Moon and D.K. Jeong, "An Efficient Charge Recovery Logic Circuit," IEEE J. Solid-State Circuits, vol. 31, no. 4, 1996, pp. 514-522. DOI ScienceOn |
2 | M. Khatir et al., "A Secure and Low-Energy Logic Style Using Charge Recovery Approach," Proc. Int. Symp. Low Power Electron. Design, Bangalore, India, Aug. 2008, pp. 259-264. |
3 | J.S. Lee, J.W. Lee, and Y.H. Kim, "Symmetric Discharge Logic against Differential Power Analysis," IEICE Trans. Fundamentals, vol. E90-A, no. 1, Jan. 2007, pp. 234-240. DOI ScienceOn |
4 | W.C. Athas et al., "Low-Power Digital Systems Based on Adiabatic-Switching Principles," IEEE Trans. VLSI Systems, vol. 2, no. 4, Dec. 1994, pp. 398-407. DOI |
5 | D. May, E.L. Muller, and N.P. Smart, "Random Register Renaming to Foil DPA," Proc. Cryptographic Hardware and Embedded Systems, Paris, France, May 2001, pp. 28-38. |
6 | P. Kocher, J. Jaffe, and B. Jun, "Differential Power Analysis," Proc. Advances in Cryptography, Santa Barbara, CA, USA, Aug. 1999, pp. 388-397. |
7 | C. Herbst, E. Oswald, and S. Mangard, "An AES Smart Card Implementation Resistant to Power Analysis Attacks," Proc. Appl. Cryptography and Network Security, Singapore, June 2006, pp. 239-252. |