Browse > Article
http://dx.doi.org/10.4218/etrij.10.0109.0232

A Low-Complexity 128-Point Mixed-Radix FFT Processor for MB-OFDM UWB Systems  

Cho, Sang-In (Broadcasting & Telecommunications Convergence Research Laboratory, ETRI)
Kang, Kyu-Min (Broadcasting & Telecommunications Convergence Research Laboratory, ETRI)
Publication Information
ETRI Journal / v.32, no.1, 2010 , pp. 1-10 More about this Journal
Abstract
In this paper, we present a fast Fourier transform (FFT) processor with four parallel data paths for multiband orthogonal frequency-division multiplexing ultra-wideband systems. The proposed 128-point FFT processor employs both a modified radix-$2^4$ algorithm and a radix-$2^3$ algorithm to significantly reduce the numbers of complex constant multipliers and complex booth multipliers. It also employs substructure-sharing multiplication units instead of constant multipliers to efficiently conduct multiplication operations with only addition and shift operations. The proposed FFT processor is implemented and tested using 0.18 ${\mu}m$ CMOS technology with a supply voltage of 1.8 V. The hardware- efficient 128-point FFT processor with four data streams can support a data processing rate of up to 1 Gsample/s while consuming 112 mW. The implementation results show that the proposed 128-point mixed-radix FFT architecture significantly reduces the hardware cost and power consumption in comparison to existing 128-point FFT architectures.
Keywords
Fast Fourier transform (FFT); mixed-radix; complex constant multiplier (CCM); substructure-sharing multiplication unit (SMU); ultra-wideband (UWB);
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
Times Cited By Web Of Science : 8  (Related Records In Web of Science)
Times Cited By SCOPUS : 13
연도 인용수 순위
1 A. Batra et al., "Design of a Multiband OFDM System for Realistic UWB Channel Environments," IEEE Trans. Microw. Theory Tech., vol. 52, no. 9, Sept. 2004, pp. 2123-2138.   DOI   ScienceOn
2 K. Maharatna, E. Grass, and U. Jagdhold, "A 64-Point Fourier Transform Chip for High-Speed Wireless LAN Application Using OFDM," IEEE J. Solid-State Circuits, vol. 39, no. 3, Mar. 2004, pp. 484-493.   DOI   ScienceOn
3 S.W. Choi, K.M. Kang, and S.S. Choi, "A Two-Stage Radix-4 Viterbi Decoder for Multiband OFDM UWB Systems," ETRI Journal, vol. 30, no. 6, Dec. 2008, pp. 850-852.   DOI   ScienceOn
4 K.M. Kang and S.S. Choi, "Initial Timing Acquisition for Binary Phase-Shift Keying Direct Sequence Ultra-wideband Transmission," ETRI Journal, vol. 30, no. 4, Aug. 2008, pp. 495-505.   DOI   ScienceOn
5 W. Abbott et al., Multiband OFDM Physical Layer Specification, Version 1.2 (draft), WiMedia Alliance, Feb. 2007.
6 Y.W. Lin, H.Y. Liu, and C.Y. Lee, "A 1-GS/s FFT/IFFT Processor for UWB Applications," IEEE J. Solid-State Circuits, vol. 40, no. 8, Aug. 2005, pp. 1726-1735.   DOI
7 S.I. Cho, K.M. Kang, and S.S. Choi, "Implementation of 128-Point Fast Fourier Transform Processor for UWB Systems," Proc. IEEE IWCMC, Aug. 2008, pp. 210-213.
8 J.S. Lee et al. "A High-Speed, Low-Complexity Radix-$2^4$ FFT Processor for MB-OFDM UWB Systems," Proc. IEEE ISCAS, May 2006, pp. 4719-4722.
9 T.S. Chakraborty and S. Chakrabarti, "A Reduced Area 1 GSPS FFT Design Using MRMDF Architecture for UWB Communication," Proc. IEEE APCCAS, Nov. 2008, pp. 1128-1131.
10 Z. Wang et al., "A Novel FFT Processor for OFDM UWB Systems," Proc. IEEE APCCAS, Dec. 2006, pp. 374-377.
11 S. Qiao et al., "An Area and Power Efficient FFT Processor for UWB Systems," Proc. IEEE WICOM, Sept. 2007, pp. 582-585.
12 K.J. Cho et al., "Design of Low-Error Fixed-Width Modified Booth Multiplier," IEEE Trans. VLSI Syst., vol. 12, no. 5, May 2004, pp. 522-531.   DOI
13 J. Garcia, J.A. Michel, and A.M. Buron, "VLSI Configurable Delay Commutator for a Pipeline Split Radix FFT Architecture," IEEE Trans. Signal Process., vol. 47, no. 11, Nov. 1999, pp. 3098-3107.   DOI   ScienceOn
14 C.-P. Fan, M.-S. Lee, and G.-A. Su, "A Low Multiplier and Multiplication Costs 256-Point FFT Implementation with Simplified Radix-$2^4$ SDF Architecture," Proc. IEEE APCCAS, Dec. 2006, pp. 1935-1938.
15 K.K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation, New York; John Wiley & Sons, 1999.
16 G. Zhong et al., "An Energy-Efficient Reconfigurable Angle-Rotator Architecture," Proc. IEEE ISCAS, vol. 3, May 2004, pp. 661-664.
17 C.H. Shin et al., "A Design and Performance of 4-Parallel MBOFDM UWB Receiver," IEICE Trans. Commun., vol. E90-B, no. 3, Mar. 2007, pp. 672-675.   DOI   ScienceOn
18 S.M. Kim, J.G. Chung, and K.K. Parhi, "Low Error Fixed-Width CSD Multiplier with Efficient Sign Extension," IEEE Trans. Circuits & Systems II, vol. 50, no. 12, Dec. 2003, pp. 984-993.   DOI   ScienceOn
19 Y. Jung, H. Yoon, and J. Kim, "New Efficient FFT Algorithm and Pipeline Implementation Results for OFDM/DMT Applications," IEEE Trans. Consumer Elect., vol. 49, no. 1, Feb. 2003, pp. 14-20.   DOI   ScienceOn