Browse > Article
http://dx.doi.org/10.12673/jant.2020.24.2.85

Design of Low-complexity FFT Processor for Multi-mode Radar Signal Processing  

Park, Yerim (School of Electronics and Information Engineering, Korea Aerospace University)
Jung, Yongchul (School of Electronics and Information Engineering, Korea Aerospace University)
Jung, Yunho (School of Electronics and Information Engineering, Korea Aerospace University)
Publication Information
Journal of Advanced Navigation Technology / v.24, no.2, 2020 , pp. 85-91 More about this Journal
Abstract
Recently, a multi-mode radar system was designed for efficient operation of unmanned aerial vehicles (UAVs) in various environments, which has the advantage of being able to integrate and utilize methods of the pulse Doppler (PD) radar and the frequency modulated continuous wave (FMCW) radar. For the range detection part of the multi-mode radar signal processor (RSP), the hardware structure using the FFT processor and the IFFT processor is required to be designed in a way that improves efficiency on the area side. In addition, given the radar application environment that requires a variety of distance resolutions, FFT processors need to support variable-length operations. In this paper, the FFT processor and IFFT processor in multi-mode RSP range estimation are designed and proposed as hardware for a single FFT processor that supports variable length operation of 16-1024 points. The proposed FFT processor designed in hardware description language (HDL) and can be implemented with 7,452 logic elements and 5,116 registers.
Keywords
FFT processor; Frequency modulated continuous wave radar; Pulse Doppler radar; Radar signal processor;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 S. He and M. Torkelson, "Design and implementation of a 1024-point pipeline FFT processor," in IEEE Transaction on Custom Integrated Circuits Conference, Proceedings of the IEEE 1998, Santa Clara: CA, pp. 131-134, May. 1998.
2 K. Yang, S. Tsai and G.C. Chuang, “MDC FFT/IFFT processor with variable length for MIMO-OFDM systems,” IEEE Transaction on Very Large Scale Integration System, Vol. 21, No. 4, pp. 720-731, Apr. 2013.   DOI
3 T. Y. Lee, C. H. Huang, W. C. Chen, and M. J. Liu, "A low-area dynamic reconfigurable MDC FFT processor design," Microprocessors and Microsystems, Vol. 42, pp. 227-234, May 2016.   DOI
4 C. Wang, Y. Yan, X. Fu, “A high-throughput low-complexity radix-24-22-23 FFT/IFFT processor with parallel and normal input/output order for IEEE 802.11ad systems,” IEEE Transaction on Very Large Scale Integration System, Vol. 23, No. 11, pp. 2728-2732, Nov. 2015.   DOI
5 J. Lee and H. Lee, “A high-speed two-parallel radix-24 FFT/IFFT processor for MB-OFDM UWB systems,” IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E91-A, No. 4, pp. 1206-1211, Apr. 2008.   DOI
6 S. He and M. Torkelson, "A new approach to pipeline FFT processor," in Proceedings of IEEE Parallel Processing Symposium, Honolulu: HI, pp. 766-770, Apr. 1996.
7 M. Garrido, J. Grajal, M. Sanchez, and O. Gustafsson, "Pipelined radix-2k feedforward FFT architectures," IEEE Transaction on Very Large Scale Integration System, Vol. 21, No. 1, pp.23-32, Jan. 2013.   DOI
8 Y. Fan, K. Xiang, J. An, and X. Bu, "A new method of multi-target detection for FMCW automotive radar," in Institution of Engineering and Technology International Radar Conference 2013, Xi'an: China, pp. 1-4, Apr. 2013.
9 E. Hyun, Y.S. Jin, B. S. Kim, and J. H. Lee, “Development of human detection algorithm for automotive radar,” Transactions of the Korean Society of Automotive Engineers, Vol. 25, No. 1, pp. 92-102, Jan. 2017.   DOI
10 D. K. A. Pulutan, and J. S. Marciano, "Design trade-offs in a combined FMCW and pulse Doppler radar front-end," in IEEE 2013 Technical Conference, Sydney: Australia, pp.567-571, Apr. 2013.
11 S. H. Lee, Y. C. Jung, Y. H. Jung, "Design of multi-mode radar signal processor for UAV detection," Journal of Advanced Navigation Technology Vol. 23, pp.134-141, Apr. 2019.   DOI
12 T. Sansaloni, A. Perez-Pascual, V. Torres and J. Valls, "Efficient pipeline FFT processors for WLAN MIMOOFDM systems," Electronics Letter, Vol. 41, No. 19, Sep. 2005.