1 |
B. Gilbert, "A precise four-quadrant multiplier with subnanosecond response," IEEE Journal of Solid-State Circuits, Vol. SC-3, No. 4, pp. 365-373, Dec. 1968.
DOI
|
2 |
All Syllabus, Analog Multipliers, [Internet]. Available: http://allsyllabus.com.
|
3 |
A. N. Saatlo, and I. S. Ozoguz, "Design of a high-linear, high-precision analog multiplier, free from body effect," Turkish Journal of Electrical Engineering & Computer Sciences, Vol. 32, No.2, pp. 820-832, March, 2016.
|
4 |
A. K. M. Obais and R. S. Khadair, "Design of a high linearity four-quadrant analog multiplier in wideband frequency range," Journal of Babylon University, Vol. 25, No. 2, pp. 568-578, 2017.
|
5 |
C. Sakul, "A new CMOS squaring circuit using voltage/current input," in The 23rd International Technical Conference on Circuit/Systems, Computers and Communications, Trang: Thiland, pp. 525-528, 2008.
|
6 |
C. T. Remund, Design of CMOS four-quadrant Gilbert Cell multiplier circuits in weak and moderate inversion, Brigham Young University, Utah, USA, November, 2004.
|
7 |
B. Boonchu and W. Surakampontorn, "Voltage-mode CMOS squarer/multipler circuit," in International Technical Conference on Circuits Systems, Computers and Communications, Seoul: Korea, pp. 646-649, 2015.
|
8 |
B. Boonchu and W. Surakampontorn, Voltage-Mode CMOS Squarer/Multiplier Circuit, Manhanakorn University of Technology, Bangkok, Thailand, July, 2002.
|
9 |
C.-I. H. Chen, 1-GHz CMOS analog signal squaring circuit, Wright State University, Dayton, Ohio, USA, Aug 4, 2016.
|