1 |
N. Satish, M. Harris, and M. Garland, "Designing efficient sorting algorithms for manycore GPUs". Proc. 23rd IEEE Int'l Parallel & Distributed Processing Symposium, May 2009.
|
2 |
N. K. Govindaraju, J. Gray, R. Kumar, and D. Manocha, "GPUTera Sort: High performance graphics coprocessor sorting for large database management", in Proc. 2006 ACM SIGMOD Int''l Conference on Management of Data, 2006, pp. 325-336.
|
3 |
J. Chhugani, W. Macy, A. Baransi, A. D. Nguyen, M. Hagog, S. Kumar, V. W. Lee, Y.-K. Chen, and P. Dubey, "Efficient implementation of sorting on multi-core SIMD CPU architecture", in Proc. 34th Int'l Conference on Very Large Data Bases, Aug. 2008, pp. 1313-1324.
|
4 |
F. Gavril, "Merging with parallel processors", Commun. ACM, vol. 18, no. 10, pp. 588-591, 1975.
DOI
ScienceOn
|
5 |
NVIDIACorporation, "NVIDIA CUDA SDK", http://www.nvidia.com/cuda, 2009.
|
6 |
NVIDIA CUDA Programming Guide, NVIDIA Corporation, Jun. 2008, version 2.0.
|
7 |
J. Nickolls, I. Buck, M. Garland, and K. Skadron, "Scalable parallel programming with CUDA", Queue, vol. 6, no. 2, pp. 40-53, Mar/Apr 2008.
DOI
|
8 |
Tim Purcell, Craig Donner, Mike Cammarano, Henrik Wann Jensen, and Pat Hanrahan: "Photon Mapping on Programmable Graphics Hardware". Graphics Hardware 2003.
|
9 |
Samuel Willams, Andrew Waterman, and David Patterson, "Roofline: an Insightful Visual Performance model for multicore architectures," Comm. of ACM, Vol. 52, Issue 4, Apr. 2009, pp. 65-76.
DOI
ScienceOn
|