Browse > Article
http://dx.doi.org/10.12673/jant.2011.15.2.221

A DTMB Deinterleaver Structure to Reduce SDRAM Power Consumption with Data Pairing  

Kang, Hyeong-Ju (School of Computer Science and Engineering, Korea University of Technology and Education)
Abstract
This paper presents a DTMB deinterleaver structure to reduce SDRAM power consumption. DTMB, the Chinese digital TV standard, has a deinterleaver that consists of many long delay buffers. SDRAM is used for this deinterleaver. The proposed structure pairs data and transfer a pair with an SDRAM transfer. With the reduction of the SDRAM operation number, the proposed structure can save the SDRAM power consumption by around 35%.
Keywords
DTMB; Deinterleaver; Convolutional Interleaver; SDRAM;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Z. Yang, Z. Wang, J. Wang, J. Wang, K. Peng, F. Yang, and J. Song, "Technical review for Chinese future DTTB system," IEEE Vehicular Technology Conference Fall, pp. 1-6, 2010.
2 J. L. Ramsey, "Realization of optimum interleavers," IEEE Trans. Inform. Theory, pp. 338-345, 1970.   DOI
3 M. Liu, M. Crussiere, J.-F. Helard, and O. P. Pasquero, "Analysis and performance comparison of DVB-T and DTMB systems for terrestrial digital TV," Proc. Int. Conf. Communication Systems, pp. 1399-1404, 2008.
4 Y. Zhong, H. Yang, and A. Prabhakar, "A VLSI implementation of a FEC decoding system for DTMB(GB20600-2006) standard," Proc. Int. Conf. ASIC, pp. 926-929, 2007.
5 M. Rim, "A VLSI architecture for convolutional deinterleavers," Proc. Int. Conf. Consumer Electronics, pp. 130-131, 1996.
6 Y.-N. Chang, "A multibank memory-based VLSI architecture of DVB symbol deinterleaver," IEEE Trans. Very Large Scale Integration Systems, pp. 840-843, 2010.
7 H. Yang, Y. Zhong, and L. Yang, "An FPGA prototype of a forward error (FEC) decoder for ATSC digital TV," IEEE Trans. Consumer Electronics, pp. 387-395, 1999.   DOI   ScienceOn
8 Micron Technology, Inc., "SDRAM system-power calculator," http://www.micron.com/support/dram/ power_calc.html