Browse > Article

A Study on the Triple Module Redundancy ARM processor for the Avionic Embedded System  

Lee, Dong-Woo (College of of electronics, Telecommunication & Computer Engineering, Korea Aviation University)
Kim, Byeong-Young (College of of electronics, Telecommunication & Computer Engineering, Korea Aviation University)
Ko, Wan-Jin (College of of electronics, Telecommunication & Computer Engineering, Korea Aviation University)
Na, Jong-Whoa (College of of electronics, Telecommunication & Computer Engineering, Korea Aviation University)
Abstract
The design of avionic embedded systems requires high-dependability. In this paper, we studied the dependability of the triple modular redundancy (TMR) hardware for highly reliable aviation embedded system. In order to evaluate the dependability of the base ARM processor and the TMR ARM processor, we developed the simulation model of the reduced ARM and TMR ARM processors and performed the simulation fault injection for the analysis of the dependability of the two targets. In the fault injection experiments, we calculated the error recovery rate of the two the processor models. From the experimental results, we could confirm that the reliability of the TMR ARM processor was greater than the single ARM processor by ten times in some cases.
Keywords
avionic embedded system; triple modular redundency; fault injection; dependability;
Citations & Related Records
연도 인용수 순위
  • Reference
1 David C. Black, Jack Donovan, Bill Bunton, Anna Keist, "SystemC:Form The Ground Up" Springer, 2004.
2 L.Anghel, M. Rebaudengo, M. Sonza, Reorda, M. Violante "Multi-level Fault Effects Evaluation" R. Velazco et.al. Radiation Effects on Embedded Systems, pp69-88, 2007
3 Nicholas J. Wang, Sanjay J. Patel "ReStore: Symptom-Based Soft Error Detection in Microprocessors" IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, VOL. 3, NO. 3, JULY-SEPTEMBER 2006.
4 T.M.Austin "DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design" in 32nd Annual International Symposium on Microarchitecture(MICRO), pp.196-207, 1999.
5 Francesco Abate, Luca Sterpone, and Massimo Violante "A New Mitigation Approach for Soft Errors in Embedded Processors" IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 55, NO. 4, AUGUST 2008.
6 나종화, 류대현, 김대영 공역 "ARM System -on-Chip 구조" 홍릉과학출판사.
7 Shubu Mukherjee "Architecture Design For Soft Errors" Morgan Kaufmann Publishers.
8 http://www.freescale.com
9 Dongwoo Lee, Jongwhoa Na, "A Novel Simulation Fault Injection Method for Dependability Analysis" IEEE Design & Test Computers, 11-12. 2009