Browse > Article
http://dx.doi.org/10.5139/JKSAS.2006.34.2.101

Engineering Model Design and Implementation of STSAT-2 On-board computer  

Yu, Chang-Wan (한국과학기술원)
Im, Jong-Tae (한국과학기술원)
Nam, Myeong-Ryong (한국과학기술원)
Publication Information
Journal of the Korean Society for Aeronautical & Space Sciences / v.34, no.2, 2006 , pp. 101-105 More about this Journal
Abstract
The Engineering Model of STSAT-2 on-board computer(OBC) was developed and tested completely with other sub-systems. The on-board computer of STSAT-2 has a high- performance PowerPC processors and a structure of centralized network communication. In addition, a lot of logics are implemented by Field Programmable Gate Array, such as interrupt controller, watchdog timer and UART. It could make the weight and size of OBC lighter and smaller. Also, the STSAT-2 on-board computer has more improved tolerance against Single Event Upsets and faults than that of the STSAT-1.
Keywords
STSAT-22; On-board computer(OBC);
Citations & Related Records
연도 인용수 순위
  • Reference
1 'STSAT-2 PDR Data Package', 한국과학기술원, 2003
2 H. Tiggeler, T. Vladimirova, D. Zheng, J.Gaisler, 'Experiences Designing a System-on-a-chip for Small Satellite Data Processing and Control', MAPLD Conference, 2000
3 'FPGA를 이용한 우주용 On-board Computer의 소형화/경량화 기술 개발', 과학기술부, 우주기술개발사업 기술과제 보고서, 2004. 05
4 '과학위성1호 탑재 컴퓨터 설계 및 구현', 한국항공우주학회지 제31권 4호, pp. 105-111, 2003. 05