1 |
http://www.netlib.org/atlas/index.html.
|
2 |
Intel Pentium 4 and Xeon Processor Optimization Reference Manual, Intel Corp., 1999-2001, http://developer.intel.com.
|
3 |
Anderson, E., et al., LAPACK Users' Guide Third Edition, SIAM 1999, Philadelphia, PA, http://www.netlib.org/lapack/index.html.
|
4 |
Patankar, S.V., Numerical Heat Transfer and Fluid Plow, Hemisphere, 1980.
|
5 |
Moore, G.E., "Cramming more components onto integrated circuits," Electronics, Vol.38, No. 8, April 19, 1965, http://www.intel.com/research/silicon /mooreslaw.htm.
|
6 |
Crandall, R.E., "PowerPC G4 for Engineering, Science, and Education," Apple Computer, Inc., Oct. 2000, http://www.apple .com/powermac/ pdf/PowerPC-G4velocityengine.pdf.
|
7 |
Johnson, J.J., "The AMD- MPX Platform for the AMD - MP Processor," White Paper PID# 25787A, AMD Inc., Jan. 2002, http://www.amd.com/us-en/Processors/ Productlnformation/0?30_118_756_809,00.html.
|
8 |
Schreiber, R. and Dongarra, J., "Automatic Blocking of Nested Loops," University of Tennessee Computer Science Technical Report, CS-90-108, May 1990, http://www.netHb.org /utk/people/ JackDongarra/pdf/autoblock.pdf.
|
9 |
Dongarra, J. J., Du Croz, J., Duff, I. S. and Hammarling, S., "A Set of Level 3 Basic Linear Algebra Subprograms", ACM Trans. Math. Soft, 16 (1990), pp. 1-17, http://www.netlib.org /bias/index.html.
DOI
|
10 |
Intel Corp., " 850 Chipset: 82850 Memory Controller Hub (MCH) Datasheet," Intel Document Number 290691-001, Nov. 2000, http://www.intel.com/design/chipsets/850/.
|
11 |
Intel Corp., " 845 Chipset: 82845 Memory Controller Hub (MCH) for SDR Datasheet," Intel Document Number 290725-002, Jan. 2002., http://www.intel.com/design/chip sets/845/.
|
12 |
Intel Architecture Optimization Reference Manual, Intel Corp., 1998-1999, http://developer .intel.com.
|
13 |
http://www.polyhedron.co.uk.
|
14 |
Tendler, J.M., Dodson, S., Fields, S., Le, H. and Sinharoy, B., "Power 4 System Micro architecture," IBM Corp., Oct. 2001, http:// www-l.ibm.com/servers/eserver/pseries/hardw are/whitepapers/power4.pdf.
|
15 |
Intel Corp., "The Xeon Processor MP Product Overview," Intel Corp., http://www .intel.com/ design/ Xeon/ xeonmp/prodbref/inde x.htm.
|
16 |
Yoon, S. and Jameson, A., "Lower-Upper Symmetric-Gauss-Seidel Method for the Euler and navier-Stokes Equations," AIAA Journal, Vol.26, No. 9, 1988, pp.1025-1026.
DOI
ScienceOn
|
17 |
Choi, J.-Y., Jeung, I.-S. and Yoon, Y., "Computational Fluid Dynamics Algorithms for Unsteady Shock-Induced Combustion, Part 1: Validation," AIAA Journal, Vol. 38, No. 7, July 2000, pp.1179-1187.
DOI
ScienceOn
|