Browse > Article

고속 Intra-Panel Interface를 위한 시스템 설계 기술  

Kim, Jin-Ho (삼성전자 S.LSI)
Publication Information
Keywords
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 성유창, TFT-LCD를 위한 고속 직렬 통신 기술 동향 소개, Information Display, 10권, 제2호, pp.14-20, 2009.
2 Electrical characteristics of low-voltage differential signaling (LVDS) interface circuits , TIA/EIA-644, National Semiconductor Corp., ANSI/TIA/EIA, 1996.
3 IEEE Standard for Low-Voltage Differential Signaling (LVDS) for Scalable Coherent Interface (SCI) , 1596.3 SCI-LVDS Standard, IEEE Std. 1596.3, 1994.
4 Open LVDS Display Interface (OpenLDI) Specification , National Semiconductor Corp. 1999.
5 J. Goldie, LVDS goes the distance! , Dig. Soc. Inf. Display'99 Digest, pp.126-129.
6 Digital Visual Interface (DVI) Revision 1.0, Digital Display Working Group (DDWG), April, 1999.
7 High-Definition Multimedia Interface Specification Version 1.3 , HDMI, June, 2006.
8 DisplayPort Proposed Standard Version 1.0 Draft1 , Video Electronics Standards Association (VESA), Aug., 2005.
9 TFP74x3 TFT LCD PANEL TIMING CONTROLLER WITH MINI-LVDS AND FLAT-LINK data sheet , Texas Instruments, 2001.
10 The mini-LVDS Interface Specification : Application Report, Texas Instruments, Aug., 2001.
11 RSDS Specification, National Semiconductor Corp., May, 2001.
12 A. Lee and D. W. Lee, Integrated TFT-LCD timing controllers with RSDS column driver interface , Dig. Soc. Inf. Display'00, pp.43-45.
13 R. I. McCartney and M. Bell, A third generation timing controller and column driver architecture using point-to-point differential signaling , Dig. Soc. Inf. Display'04, pp.1556-1559.
14 R. I. McCartney, M. J. Bell, and S. R. Poniatowski, Evaluation results of LCD panels using the PPDSTM architecture, Dig. Soc. Inf. Display'05, pp.1692-1695.
15 M. J. Bell, An LCD column driver using a switch capacitor DAC , IEEE J. Solid-State Circuits, Vol.40, No.12, pp.2756-2765, Dec., 2005.
16 M. -J. Park, Y. -J. Lee, T. -S. Kim, H. -S. Nam, H. -S. Song, D. -K. Jeong, and W. -C. Kim, An advanced intra-panel interface(AiPi) with clock-embedded multi-level point-to-point differential signaling for large-sized TFT-LCD applications , Dig. Soc. Inf. Display'06, pp.1502-1505.
17 K. Yamaguchi, Y. Hori, K. Nakajima, K. Suzuki, M. Mizuno, and H. Hayama, A 2.0Gb/s clock-embedded interface for Full-HD 10-bit 120Hz LCD drivers with 1/5-rate noise-tolerant phase and frequency recovery, IEEE J. Solid-State Circuits, Vol.44, No.12, pp.3560-3567, Dec., 2009.
18 W. J. Dally and J. W. Poulton, Digital Systems Engineering, 1998.
19 J. -P. Lim, J. -H. Kim, D. -H. Baek, J. -Y. Lee, J. -C. Lee, Y. -M. Choi, J.-W. Park, K. -H. Ryu, J. -H. Hong, T. -K. Kim, W. -S. Lee, P. Kim, J. -S. Kim, Y. -K. Choi, and M. Lee, A Reduced voltage differential signaling (RVDS) interfacefor chip-on-glass TFT-LCD applications, Dig. Soc. Inf. Display'09, pp.959-962.
20 D. -H. Baek, J. -P. Lim, H. -S. Pae, J. -Y. Lee, W. Yu, Y. -M. Choi, Y. -H. Lee, S. -I. Lee, W. -S. Lee, D. -J. Lee. Y. -K. Choi, and M. Lee, The enhanced reduced voltage differential signaling (eRVDS) interface with clock embedded scheme for chip-on-glass TFT-LCD applications , Dig. Soc. Inf. Display'10, pp.70-73.
21 V. Abramzon, Analog-to-digital converters for highspeed links, Ph. D. Dissertation, 2008.
22 M.-D. Ker and Y.-W. Hsiao, Recent Patents on Engineering 2007.
23 C. Richier, P. Salome, G. Mabboux, I. Zaza, A. Juge, and P. Mortini, Investigation on different DSD protection strategies devoted to 3.3V RF applications (2GHz) in a 0.18um CMOS process , Proc. EOS/ESD Symp., pp.251-259, 2000.