| 1 | Bart Keppens , Markus P.J. Mergens et al., ESD Protection Solutions for High Voltage Technologies, Microelectronics Reliability(2005), vol. 46, pp.677-688 DOI ScienceOn |
| 2 | Ming-Dou Ker et al., The Impact of Low-Holding- Voltage Issue in High-Voltage CMOS Technology and the Design of Latch up-Free Power-Rail ESD Clamp Circuit for LCD Driver ICs, Journal of Solid-State Circuits(2005), VOL. 40, NO. 8, pp.1751-1759 DOI ScienceOn |
| 3 | Yong-Seo Koo et al., Design of SCR-based ESD Protection Device for Deep-Submicron CMOS Technology, Microelectronics Reliability(2009) |
| 4 | Zhiwei Liu, Juin J. Liou et al., Novel Silicon-Controlled Rectifier (SCR) for High-Voltage Electrostatic Discharge (ESD) Applications, Electron Device Letters(2008), Vol. 29, No. 7, pp.753-755 DOI ScienceOn |
| 5 | Yong-Seo Koo et al., The SCR-Based ESD Protection Device with High Holding Voltage, Microelectronics Reliability (2009) |
| 6 | Yong-Seo Koo et al., ESD Protection Circuit with Low Triggering Voltage and Fast Turn-on using Substrate-Triggered Technique, IEICE Electronics Express(2009) DOI |
| 7 | B. Keppens et al., Active-Area-Segmentation (AAS) technique for compact, ESD robust, fully silicided NMOS Design, EOS/ESD Symp Proc (2003), pp.250–258 |
 |
Korea Institute of Science and Technology Information
Gwahangno, Yuseong-gu, Daejeon, 305-806, Korea TEL : +82-42-869-1752
Copyright (c) 2009 KISTI. All Rights Reserved. For more information mail to
webmaster
