Browse > Article

Design and Implementation of Large Capacity Cable Checking System using an I/O Buffer Method  

양종원 (국방과학연구소 제2차체계발본부)
Publication Information
Journal of the Korea Institute of Military Science and Technology / v.5, no.2, 2002 , pp. 103-115 More about this Journal
Abstract
This paper describes the results on the design and implementation of large capacity cable checking system using I/O buffer method. The I/O buffer module which has feedback loops with input and output buffers is designed with logic gate in the VME board and controlled by MPC860 microprocessor. So this system can check a lot of cable at the same time with less size and less processing time than that of relay matrix method with the A/D converter. The size of the I/O buffer module can be variable according to the number of cable. And any type of cable can be checked even if the pin assignment of cable is changed.
Keywords
I/O Buffer Method; Cable Checker; MPC860; Logic Gate; Node; Link; Microprocessor; Control Signal; VME board;
Citations & Related Records
연도 인용수 순위
  • Reference
1 양종원 외, '청상어 케이블 점검장비 개발' , 국방과학연구소 NWSD-519-010083, 2001. 1
2 Schaelicke,L., 'Improving I/O Perfo-rmance with a Conditional Store buffer.', 31st Annual ACM/IEEE International Symposium, 1999, pp.160-169
3 Motorola Inc., MPC860 PowerQUICC User's Manual, July. 1998, pp.l-1-16-78
4 백문흠 외, '현무 유도탄 케이블 시험셋트 최종 연구 보고서', 국방과학연구소 NSRD-409-89206, 1989. 7
5 Motorola Inc., PowerPC Micro- processor Family: The Bus Interface for 32-Bit Microprocessors, 1997
6 Secareanu, R.M., 'Low Power Digital CMOS Buffer Systems for Driving Highly Capacitive Interconnect Lines.', Proceedings of the 43rd IEEE Midwest Symposium on, Vol.1, 2000, pp.362-365
7 McConnell, A., 'An Automatic Cable Checker; a fourth generation device', IEEE Proceedings of, 1991. voL.l, pp.23-27
8 김영로 외, ‘클럭주기 최소화를 위한 효율적인 연결구조 할당 알고리즘’, 전자공학회논문지, 32-A권 6호, 1995년 6월, pp.849-861
9 Jen-Chieh Tuan, 'On the Data Reuse and Memory Bandwidth Analysis for Full-Search Block-Matching VLSI Architecture.', IEEE Trans. on Circuit and System. vol.12, No.1, Jan. 2002, pp.61-72
10 설병수 외, '대용량 Dynamic RAM의 Data Retention 테스트 회로 설계‘, 전자공학회논문지, 30-A권 9호, 1993년 9월, pp.736-747