1 |
Glassey, C.R and M.G.C. Resende, 'A scheduling rule for job release in semiconductor fabrication,' Operations Research Letters, 7(1988b), pp.213-217
|
2 |
Jain, s., B. Gan, C. Lim and Y Low, 'Bottleneck based modeling of semiconductor supply chains,' Proceedings of the MASM Conference(2000), pp.340-345
|
3 |
Lee, Y.H., J.K. Park and S.Y. Kim, 'Experimental study on input and bottleneck scheduling for a semiconductor fabrication line,' IIE Transactions, 34(2002), pp.179-190
|
4 |
Spearman, M.L., D.L. Woodruff and W.J. Hopp, 'CONWIP: a pull alternative to kanban,' International Journal of Production Research, Vol.28, NO.5(1990), pp.879-894
|
5 |
Lee, Y.H. and T.H. kim, 'Manufacturing cycle time reduction using balance control in the semiconductor fabrication line,' Production Planning and Control, Vol.13, No.6(2002), pp.529-540
DOI
ScienceOn
|
6 |
Ahmadi, J., R, Benson and D. Supernaw-Issen, 'Supply chain production planning,' Operational Research in Industry, Edited by T.A. Ciriani, S. Gliozzi, E.L. Johnson, and R Tadei, Macmillan Press(1999), pp.199-232
|
7 |
Glassey, C.R. and M.G.C. Resende, 'Closedloop job release control for VSLI circuit manufacturing,' IEEE Transactions on Semiconductor Manuacturing, Vol.1, No.1(1988a), pp.36-46
DOI
ScienceOn
|
8 |
Jain, S., B. Gan, C. Lim and Y Low, 'Criticality of detailed modeling in semiconductor supply chain simulation,' Proceedings of the 1999 Winter Simulation Conference(1999), pp.888-896
|
9 |
Pierce, N.G. and T. Yurtsever, 'Valuebased dispatching for semiconductor wafer fabrication,' The Proceedings of International Conference on modeling and Analysis of Semiconductor Manufacturing(2000), Arizona, pp.172-176
|
10 |
Christie, R.M. and D. WU, 'Semiconductor capacity planning : stochastic modeling and computational studies,' IIE Transactions, 34(2002), pp.131-143
|
11 |
Ovacik, I.M. and W. Weng, 'A framework for supply chain management in semiconductor manufacturing industry,' IEEE/CPMT International Electronics Manufacturing Technology Symposium, 1995
|
12 |
Liu, C., 'A modular production planning system for semiconductor manufacturing,' Ph.D. Dissertation, University of California, Berkeley, 1992
|
13 |
Bouff, J,L., 'Semiconductor manufacturing : A supply chain management perspective,' Conference on Global Supply Chain Management, Singapore, 1997
|
14 |
Kim, S., S. Yea and B. Kim, 'Stepper scheduling in semiconductor wafer fabrication process,' Proceedings of the International Conference on Modeling and Analysis of Semiconductor Manufacturing(2000), pp.157-162
|
15 |
Lee, Y.H., 'Supply chain model for the semiconductor industry of global market,' Journal of Systems Integration, 10(2001), pp, 189-206
|
16 |
Lee, Y.H. and B.J, Lee, 'Push pull production planning of the reentrant process,' International Journal of Advanced Manufacturing Technology, 22(2003), pp.922-931
|
17 |
Murty, S.V. and J,W. Bienvenu, 'Global planning at Harris Semiconductor,' IEEE International Symposium on Semiconductor Manufacturing, 1995
|
18 |
Lee, YR., S.U. Chung and B.J, Lee, 'Supply Chain Model for the Semiconductor Industry considering manufacturing characteristics,' Production Planning and Control, submitted, 2003
|
19 |
Lou, S.X.C and P.W. Kager, 'A robust production control policy for VLSI wafer fabrication,' IEEE Transactions on Semiconductor Manufacturing, Vol.2, No.4(1989), pp.159-164
DOI
ScienceOn
|
20 |
Wein, L.M., 'Scheduling semiconductor wafer fabrication,' IEEE Transactions on Semiconductor Manufacturing, Vol.1, No.3(1988), pp.115-129
DOI
ScienceOn
|
21 |
Morrison, J., M. Janakiram and P.R Kumar, 'A comparative study of scheduling policies at Motorola fabs,' The Proceedings of International Conference on Semiconductor Manufacturing Operational Modeling and Simulation, San Francisco(1999), pp.51-56
|