Browse > Article
http://dx.doi.org/10.3740/MRSK.2010.20.8.423

Effects of DI Rinse and Oxide HF Wet Etch Processes on Silicon Substrate During Photolithography  

Baik, Jeong-Heon (Department of Material Engineering, Yonsei University)
Choi, Sun-Gyu (Department of Materials Science and Engineering, Yonsei University)
Park, Hyung-Ho (Department of Material Engineering, Yonsei University)
Publication Information
Korean Journal of Materials Research / v.20, no.8, 2010 , pp. 423-428 More about this Journal
Abstract
This study shows the effects of deionized (DI) rinse and oxide HF wet etch processes on silicon substrate during a photolithography process. We found a fail at the wafer center after DI rinse step, called Si pits, during the fabrication of a complementary metal-oxide-semiconductor (CMOS) device. We tried to find out the mechanism of the Si pits by using the silicon wafer on CMOS fabrication and analyzing the effects of the friction charge induced by the DI rinsing. The key parameters of this experiment were revolution per minute (rpm) and time. An incubation time of above 10 sec was observed for the formation of Si pits and the rinsing time was more effective than rpm on the formation of the Si pits. The formation mechanism of the Si pits and optimized rinsing process parameters were investigated by measuring the charging level using a plasma density monitor. The DI rinse could affect the oxide substrate by a friction charging phenomenon on the photolithography process. Si pits were found to be formed on the micro structural defective site on the Si substrate under acceleration by developed and accumulated charges during DI rinsing. The optimum process conditions of DI rinse time and rpm could be established through a systematic study of various rinsing conditions.
Keywords
photolithography; DI rinse; friction charging; Si pits; PDM;
Citations & Related Records

Times Cited By SCOPUS : 0
연도 인용수 순위
  • Reference
1 J. G. Park, Kor. J. Mater. Res. (in Korean), 5(4), 397 (1995).
2 Y. K. Choi, MA. Thesis (in Korean), p.10, Pusan National University, Pusan (2000).
3 M. M. Kim, J. Nat. Sci. Yeungnam Univ. (in Korean), 7, 43 (1987).
4 S. M. Sze, VLSI Technology, 2nd ed., p.141, Murray Hill, New Jersey, USA, (1988).
5 R. F. Pierret, Semiconductor Device Fundamentals, p,159, Kyobo, Seoul, Korea, (1997).
6 H. J. Levinson, Principles of Lithography, p.133, SPIE Press, Washington, USA, (2001).
7 J. R. Sheats, Microlithography Science and Technology, p.515, Marcel Decker, New York, USA, (1998).
8 M. Quirk, Semiconductor Manufacturing Technology (in Korean), p.505, Cheong Moon Gak, Seoul, Korea (2006).
9 C. H. Park, Ph. D. Thesis (in Korean), p.8-17, Hanyang University, Seoul (2007).