1 |
M. M. Shulaker et al., "Sensor-to-Digital Interface Built Entirely With Carbon Nanotube FETs," IEEE J. Solid-State Circuits, Vol. 49, no. 1, pp. 190-201, 2014.
DOI
|
2 |
J. Deng, et al., "A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application-Part I: Model of the Intrinsic Channel Region," IEEE Transactions on Electron Devices, vol 54, pp. 3186-3194, Nov. 2007.
DOI
|
3 |
J. Deng, et al., "A compact SPICE model for carbon nanotube field effect transistors including non-idealities and its application-Part II: Full device model and circuit performance benchmarking," IEEE Transactions on Electron Devices, Vol. 54, pp. 3195-3205, Nov. 2007.
DOI
|
4 |
N. Patil, J. Deng, A. Lin, H. S. P. Wong, and S. Mitra, "Design Methods for Misaligned and Mispositioned Carbon-Nanotube Immune Circuits," IEEE Trans. Comput. Des. Integr. Circuits Syst., Vol. 27, no. 10, pp. 1725-1736, 2008.
DOI
|
5 |
J. Si et al., "Scalable Preparation of High Density Semiconducting Carbon Nanotube Arrays for High-Performance Field-Effect Transistors," ACS Nano, Vol. 12, no. 1, pp. 627-634, Jan. 2018.
DOI
|
6 |
G. Cho and F. Lombardi, "Circuit-Level Simulation of a CNTFET With Unevenly Positioned CNTs by Linear Programming," IEEE Trans. Device Mater. Reliab., Vol. 14, no. 1, pp. 234-244, 2014.
DOI
|
7 |
G. Cho, "A Study on the Process Variation Analysis for CNTFET-based Circuit Design," Journal of IKEEE, Vol. 22, pp. 98-103, Mar. 2018.
|
8 |
G. Cho, "An Accuracy Improvement Method for the Analysis of Process Variation Effect on CNTFET-based Circuit Performance," Journal of IKEEE, Vol. 22, pp. 420-426, Jun. 201.
|