Browse > Article
http://dx.doi.org/10.7735/ksmte.2013.22.3.504

Thermal Fatigue Analysis of Wafer Level Embedded SiP by Changing Mold Compounds and Chip Sizes  

Jang, Chong Min (Department of Mechanical System Design Engineering, Seoul National University of Science & Technology)
Kim, Seong Keol (Department of Mechanical System Design Engineering, Seoul National University of Science & Technology)
Publication Information
Journal of the Korean Society of Manufacturing Technology Engineers / v.22, no.3_1spc, 2013 , pp. 504-508 More about this Journal
Abstract
This paper describes in detail the life prediction models and simulations of thermal fatigue under different mold compounds and chip sizes for wafer-level embedded SiP. Three-dimensional finite element models are built to simulate the viscoplastic behaviors for various mold compounds and chip sizes. In particular, the bonding parts between a mold and silicon nitride (Si3N4) are carefully modeled, and the strain distributions are studied. Three different chip sizes are used, and the effects of the mold compounds are observed. Through the numerical studies, it is found that type-C, which has a relatively lower Young's modulus and higher CTE, has a better fatigue life than the other mold compounds. In addition, the $4{\times}4$ chip has a shorter life than the $6{\times}6$ and $8{\times}8$ chips.
Keywords
SiP, wafer level; Mold compound; Solder joint; Fatigue life; Viscoplastic behavior;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 Yoon, J. W., Kim, J. W., Koo, J. M., Ha, S. S., Noh, B. I., Moon, W. C., Moon, J. W., Jung, S. B., 2007, Flip-chip Bonding Technology and Reliability of Electronic Packaging, Journal of KWJS, 25:2 108-117.   과학기술학회마을   DOI   ScienceOn
2 Technology Trend of SiP (System-in-Pakage)., 2006, .
3 Lall, P., Islam, M. N., Singh, N., Suhling, J. C, Darveaux, R., 2004, Lall, P., Islam, M. N., Singh, N., Suhling, J. C, and Darveaux, R., IEEE Transaction on Components and Packaging Technologies, 27:3 585-593.   DOI   ScienceOn
4 Ng, H. S., Tee, T. Y., Goh, K. Y., Luan, J. E. Reinikainen, T., Hussa, E, Kujala, A., 2004, Absolute and Relative Fatigue Life Prediction Methodology for Virtual Qualification and Design Enhancement of Lead-free BGA., IEEE Electronic Components and Technology Conference, 1282-1291.
5 Zhang, L., Sitaraman, R., Patwardhan, V., Nguyen, L., Kelkar, N., 2003, Solder Joint Reliability Model with Modified Darveaux's Equations for the micro SMD Wafer Level-Chip Scale Package Family., IEEE Electronic Components and Technology Conference, 572-577.
6 Darveaux, R., 2000, Effect of simulation methodology on solder joint crack growth correlation., Proc. 50th ECTC, 1048-1063.
7 Kim, S. K., Kim, J. Y., 2008, Study on the Prediction of Fatigue Life of BGA Typed Solder Joints., Journal of KSMTE, 17:1 137-143.   과학기술학회마을