1 |
Mattila, T. T., Marjamaki, P., and Kivilahti, J. K., 2006, "Reliability of CSP Interconnctions under Mechanical Shock Loading Conditions", IEEE Transaction on Components and Packaging Technologies, Vol. 29, No. 4, pp.787-795.
DOI
|
2 |
Luan, J., Tee, Y. Tee, Zhang, X., and Hussa, E., 2005, "Solder Joint Failure Modes, Mechanisms, and Life Prediction Models of IC Packages under Board Level Drop Impact", IEEE 6th International Conference on Electronic Packaging Technology, pp. 382-388.
|
3 |
Kim, S. K., Kim, H, J., Lim, S. Y., Kim, S. Y., Yang, I. Y, and An, E. J., 2010, "Dynamic Reliability Assesment of Solder Balls on the Design Parameters of Flip Chips", Autumn Conference of KSMTE, pp. 149-153.
|
4 |
JEDEC standard. 2003, Board Level Drop Test Method of Components for Handheld Electronic Products, JESD22-B111, JEDEC Solid State Technology Association, Arlington in USA.
|
5 |
Yoon, J. W., Kim, J. W., Koo, J. M., Ha, S. S., Noh, B. I., Moon, W. C., Moon, J. H., and Jung, S. B., 2007, "Flip-Chip Bonding Technology and Reliability of Electronic Packaging", Journal of KWJS, Vol. 25, No. 2, pp. 108-117.
|
6 |
Lee, S. B., Kim, J. M., Lee, S. H., and Shin, Y. E., 2007, "A Study on Reliability Improvement for Flip Chip Package", Spring Conference of KSMTE, pp. 529-535.
|
7 |
Tee, Y., Luan, J., Ng, H. S., Lim, C. K., Pek, E., and Zhong, Z., 2004, "Advanced Experimental and Simulation Techniques for Analysis of Dynamic Responses during Drop Impact", 54th Electronic Components and Technology Conference, pp.1088-1094.
|