Parallel Descrambling of Transponder Telegram for High-Speed Train
![]() |
Kwon, Soon-Hee
(Hanyang University Department of Electronic Engineering)
Park, Sungsoo (Signalling & Communication Research Team, Korea Railroad Research Institute) Shin, Dong-Joon (Hanyang University Department of Electronic Engineering) Lee, Jae-Ho (Signalling & Communication Research Team, Korea Railroad Research Institute) Ko, Kyeongjun (Small & Medium Enterprises Cooperation Team, Korea Railroad Research Institute) |
1 | UNISIG, The Specification of FFFIS for Eurobalise, SUBSET-036, Issue 3.0.0, Feb. 2012. |
2 | K. H. Shin and J. H. Lee, "Position detection technology in railway transportation," J. Korean Soc. Railway, vol. 15, no. 1, pp. 16-21, Feb. 2012. |
3 | S. H. Kim, J. W. Lee, H. M Ryu, and Y. C. Hwang, "A study on test method for dynamic transport response speed of eurobalise based on ETCS," 2009 Fall Conf. Korean Soc. Railway, pp. 1731-1739, Jeju Island, Korea, Nov. 2009. |
4 | M. C. Lee, C. H. Kim, J. G. Ji, and J. W. Lee, "A study on the balise failure analysis & effects for ETCS application," 2011 Fall Conf. Annual Meeting of the Korean Soc. Railway, pp. 717-723, Jeju Island, Korea, Oct. 2011. |
5 | K. J. Ko, S. S. Park, H. Y. Kim, and J. H. Lee, "Bit error rate analysis of eurobalise protocol," 2014 Fall Conf. Annual Meeting of the Korean Soc. Railway, pp. 569-572, Jeju Island, Korea, Oct. 2014. |
6 | G. S. Lim, S. H. Lee, and Y. I. Eom, "Task parallelism system of application for multicore based mobile platform," J. KICS, vol. 38C, no. 06, pp. 521-530, Jun. 2013. DOI |
7 | M. S. Kim and E. N. Huh, "VDI performance optimization with hybrid parallel processing in thick client system under heterogeneous multi-core environment," J. KICS, vol. 38B, no. 03, pp. 163-171, Mar. 2013. DOI |
8 | S. H. Yoon, J. S. Park, and M. S. Kim, "Performance improvement of a real-time traffic identification system on a multi-core CPU environment," J. KICS, vol. 37B, no. 05, pp. 348-356, May 2012. |
9 | M. Ayinala and K. K. Parhi, "High-speed parallel architectures for linear feedback shift registers," IEEE Trans. Signal Processing, vol. 59, no. 9, pp. 4459-4469, Sept. 2011. |
10 | J. Y. Lee, E. P. Hong, D. S. Har, and H. J. Lim, "Parallel processing architecture for parity checksum generator complying with ITU-T J.83 ANNEX B," J. KICS, vol. 34, no. 6, pp. 619-625, Jun. 2009. |
11 | H. B. Yi, S. J. Park, P. W. Min, and C. W. Park, "A design of high performance parallel CRC generator," J. KICS, vol. 29, no. 9A, pp. 1101-1107, Sept. 2004. |
![]() |