Browse > Article
http://dx.doi.org/10.7840/kics.2013.38C.3.311

A Study on High Speed LDPC Decoder Algorithm Based on DVB-S2 Standard  

Jung, Ji Won (한국해양대학교 전파공학과)
Kwon, Hae Chan (한국해양대학교 전파공학과)
Kim, Yeong Ju (목포대학교 컴퓨터공학과)
Park, Sang Hyuk (목포대학교 정보통신공학과)
Lee, Seong Ro (목포대학교 정보전자공학과)
Abstract
In this paper, we proposed high speed LDPC decoding algorithm based on DVB-S2 standard for applying marine communications in order to multimedia transmission. For implementing the high speed LDPC decoder, HSS algorithm which reduce the iteration numbers without performance degradation is applied. In HSS algorithm, check node update units are update at the same time of bit node update. HSS can be accelerated to the decoding speed because it does not need to separate calculation of the bit nodes, However, check node calculation blocks need many clocks because of just one memory is used. Therefore, this paper proposed partial memory structure in order to reduced the delay and high speed decoder is possible. The results of the simulation, when the max number of iteration set to 30 times, decoding throughput of HSS algorithm is 326 Mbit/s and decoding speed of proposed algorithm is 2.29 Gbit/s. So, decoding speed of proposed algorithm more than 7 times could be obtained compared to the HSS algorithm.
Keywords
DVB-S2; Horizontal Shuffle Scheduling(HSS); Sj memory; edge memory; Check Node Update(CNU);
Citations & Related Records
연도 인용수 순위
  • Reference
1 D. W. Jang and H. D. Choi, "A study on trans of a technology and standardization for modernizing marine mobile radio communications", Korea Inst. Commun. Inform. Sci. Winter Conf. (KICS), pp. 53-54, Gwangwon-do, Korea, Feb. 2012.
2 R. G. Gallager, "Low-density parity-check codes," IRE trans. inform. theory, vol. 8, no. 1, pp. 21-28, Jan. 1962.   DOI   ScienceOn
3 "Digital Video Broadcasting(DVB); Second generation framing structure, channel coding and modulation systems for broadcasting, interactive services, news gathering and other broadband satellite applications (DVB-S2)." European Telecommun. Standard Inst. (ETSI) En 302 307 V1.2.1, Apr. 2009.
4 D. J. C. Mackay and R. M. Neal, "Near Shannon limit performance of low-density parity-check codes," Electron. Lett., vol. 32, no. 18, pp. 1645-1646, Aug. 1996.   DOI   ScienceOn
5 A. Segard, F. Verdier, D. Declercq, P. Urard. "DVB-S2 compliant LDPC decoder integrating Horizontal Shuffle Scheduling," Int. Symp. Intelligent Signal Process. Commun. (ISPACS 2006), pp. 1013-1016, Dec. 2006.
6 J. Dielissen, A. Hekstra, and V. Berg. "Low cost LDPC decoder for DVB-S2," in Proc. 2006 Design, Automation Test in Europe (DATE'06), vol. 2, pp. 1-6, Munich, Germany, Mar. 2006.
7 V. Savin. "Self-corrected min-sum decoding of LDPC codes," in Proc. IEEE Int. Symp. Inform. Theory (IEEE ISIT), pp. 146-150, July 2008.
8 S. M. Kim, C. S. Park, and S. Y. Hwang, "A Novel Partial Parallel Architecture for High-throughput LDPC Decoder for DVB-S2," IEEE Trans. Consum. Electron., vol. 56, no. 2, pp. 820-825, May 2010   DOI   ScienceOn
9 X.-Y. Hu, E. Eleftheriou, D.-M. Arnold, and A. Dholakia, "Efficient implementations of the sum-product algorithm for decoding LDPC codes." in Proc. IEEE Globecom, pp. 1036-1036E, San Antonio, TX, Nov. 2001.