Browse > Article
http://dx.doi.org/10.7840/KICS.2012.37B.1.59

Design 5Q MPI Hardware Unit Supporting Standard Mode  

Park, Jae-Won (연세대학교 전기전자공학과 프로세서 연구실)
Chung, Won-Young (연세대학교 전기전자공학과 프로세서 연구실)
Lee, Seung-Woo (한국전자통신연구원 OmniFlow 프로세서 팀)
Lee, Yong-Surk (연세대학교 전기전자공학과 프로세서 연구실)
Publication Information
The Journal of Korean Institute of Communications and Information Sciences / v.37, no.1B, 2012 , pp. 59-66 More about this Journal
Abstract
The use of MPSoC has been increasing because of a rise of use of mobile devices and complex applications. For improving the performance of MPSoC, number of processor has been increasing. Standard MPI is used for efficiently sending data in distributed memory architecture that has advantage in multi processor. Standard In this paper, we propose a scalable distributed memory system with a low cost hardware message passing interface(MPI). The proposed architecture improves transfer rate with buffered send for small size packet. Three queues, Ready Queue, Request Queue, and Reservation Queue, work as previous architecture, and two queues, Small Ready Queue and Small Request Queue, are added to send small size packet. When the critical point is set 8 bytes, the proposed architecture takes more than 2 times the performance improvement in the data that below the critical point.
Keywords
Message Passing; MPSoc; MPI Unit;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 A. C. Klaiber, H. M. Levy, "A comparison of message passing and shared memory architectures for data parallel programs," Proceedings of the 21st annual international symposium on Computer architecture, Vol 22, pp 94-105, April 1994
2 P. Stenstrom, "A Survey of Cache Coherence Schemes for Multiprocessors," Computer, Vol. 23, pp. 12-24, June 1990.
3 L. Benini and G.de Micheli, "Networks On Chip: A New SoC Paradigm," IEEE Computer, Vol 35, No. 1, pp. 70-78, Jan. 2002
4 F. Poletti, A. Poggiali, D. Bertozzi, L. Benini, P. Marchal, M. Loghi, and M. Poncino, "Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support," IEEE Transactions on Computers, Vol 56, May 2007
5 F. Dumitrascu, I. Bacivarov, L. Pieralisi, M. Bonaciu, and A. Jerraya, "Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application," Design, automation and test in Europe: Designers' forum, pp. 166-171, 2006
6 S. Han, A. Baghdadi, M. Bonaciu, S. Chae, and A. A. Jerraya, "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory," Proceedings of the 41st annual Design Automation Conference, San Diego, CA, USA, pp. 250-255, June 2004.
7 정하영, 정원영, 이용석, "MPSoC를 위한 저비용 하드웨어 MPI 유닛 설계", 한국통신학회논문지, Vol. 36, No. 1, pp86-92, Jan, 2011
8 AMBA AXI Specification, ARM Limited 2003.
9 S. Mahadevan, F. Angiolini, M. Storgaard, R. G. Olsen, J. Sparso, and J. Madsen, "A Network Traffic Generator Model for Fast Network-on-Chip Simulation," Proceedings of the conference on Design, Automation and Test in Europe, Munich, Germany, vol.2, pp. 780-785, March 2005.