Browse > Article
http://dx.doi.org/10.7840/KICS.2011.36C.1.8

Optimizing the Circuit for Finding 2 Error Positions of 2 Error Correcting Reed Solomon Decoder  

An, Hyeong-Keon (동명대학교 정보통신공학과)
Abstract
In this paper, we show new method to find error locations of 2 eight bit symbol errors for 2 error correcting Reed-Solomon decoder. New design is much faster and has much simpler logic circuit than the former design method. This optimization was possible by partitioning the 8 bit operations into 4 bit arithgmatic and logic operations. This Reed Solomon decoder can be used for data protection of almost all digital communication and consumer electronic devices.
Keywords
Reed-Solomon(RS); Decoder; GF($2^4$); Communication; Digital; Error location; Symbol; GF($2^8$);
Citations & Related Records
Times Cited By KSCI : 3  (Citation Analysis)
연도 인용수 순위
1 Shu Lin, Daniel J. Costello, Jr,. " Error Control Coding," Prentice-Hall, PP 240-261(2004)
2 안형근, "New Efficient Design of Reed Solomon Encoder Which has Arbitrary Parity Positions Without Galois Field Multiplier", pp.984-990, Vol.35, No6, 2010년 6월호, 한국통신학회논문지   과학기술학회마을
3 M. L.Cury,A.Skjellum, H.L. Ward, "Accelerating Reed-Solomon coding in RAID systems with GPUs", in Parallel and Distributed Processing,2008,IPDPS 2008. IEEE International Symposium on,2008
4 안형근, "디지탈오디오/비디오, 통신용 전자기기 를 위한 Reed-Solomon Codec설계에 대해", pp.13-18, TC편제42호, 2005년11월, 대한전자공학회지
5 안형근, "리드솔로몬 복호기의 에러값을 구하기 위한 새로운 고속의 산술논리연산장치의 설계에 대해",대한전자공학회논문지(통신TC편),제46권 제4호, pp.45-51, 2009. April.
6 J. Jiang and K. Narayanan, "Iterative soft decision decoding of Reed Solomon codes based on adaptive parity check matrices," in Proc. ISIT, 2004.
7 Joschi Brauchle, Ralf Koetter; A Systematic Reed Solomon Encoder with Arbitrary Parity Positions, IEEE GLOBECOM 2009 Proceedings.
8 T.K. Moon, Error Correction Coding: Mathematical Methods and Algorithms, Hoboken, NJ: John Wiley & Sons, Inc., 2005.