Browse > Article
http://dx.doi.org/10.7840/KICS.2011.36B.1.86

The Design of Hardware MPI Units for MPSoC  

Jeong, Ha-Young (연세대학교 전기전자공학과 프로세서 연구실)
Chung, Won-Young (연세대학교 전기전자공학과 프로세서 연구실)
Lee, Yong-Surk (연세대학교 전기전자공학과 프로세서 연구실)
Publication Information
The Journal of Korean Institute of Communications and Information Sciences / v.36, no.1B, 2011 , pp. 86-92 More about this Journal
Abstract
In this paper, we propose a novel hardware MPI(Message Passing Interface) unit which supports message passing in multiprocessor system which use distributed memory architecture. MPI Hardware unit processes data synchronization, transmission and completion, and it supports processor non-blocking operation so it reduces overhead according to synchronization. Additionally, MPI hardware unit combines ready entry, request entry, reserve entry which save and manage the synchronized messages and performs the multiple outstanding issue and out of order completion. According to BFM(Bus Functional Model) simulation result, the performance is increased by 25% on many to many communication. After we designed MPI unit using HDL, with synopsys design compiler we synthesized, and for synthesis library we used MagnaChip $0.18{\mu}m$. And then we making prototype chip. The proposed message transmission interface hardware shows high performance for its increase in size. Thus, as we consider low-cost design and scalability, MPI hardware unit is useful in increasing overall performance of embedded MPSoC(Multi-Processor System-on-Chip).
Keywords
MPSoC; Message passing; Distributed memory; Low-cost;
Citations & Related Records
연도 인용수 순위
  • Reference
1 P. Francesco, P. Marchal, D. Atienza, L. Benini, and F. Catthoor, "An integrated hardware/software approach for run-time scratchpad management," Proceedings of the 41st annual Design Automation Conference, San Diego, CA, USA, pp. 238-243, June 2004
2 AMBA AXI Specification, ARM Limited 2003.
3 L. Benini and G.de Micheli, " Networks On Chip: A New SoC Paradigm," IEEE Computer, Vol.35, No.1, pp.70-78, Jan. 2002   DOI   ScienceOn
4 P. Stenstrom, "A Survey of Cache Coherence Schemes for Multiprocessors," Computer, Vol. 23, pp.12-24, June 1990.
5 S. Han, A. Baghdadi, M. Bonaciu, S. Chae, and A. A. Jerraya, "An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory," Proceedings of the 41st annual Design Automation Conference, San Diego, CA, USA, pp.250-255, June 2004.
6 A. C. Klaiber, H. M. Levy, "A comparison of message passing and shared memory architectures for data parallel programs," Proceedings of the 21st annual international symposium on Computer architecture, Vol.22, pp.94-105, April 1994   DOI   ScienceOn