Browse > Article

Design and Verification of PCS Transmitting and Receiving Module for 40/100 Gigabit-Ethernet  

Han, Kyeong-Eun (한국전자통신연구원 광인터넷연구부)
Kim, Seung-Hwan (한국전자통신연구원 광인터넷연구부)
Ahn, Kye-Hyun (한국전자통신연구원 광인터넷연구부)
Kim, Kwang-Joon (한국전자통신연구원 광인터넷연구부)
Abstract
In this paper, we design the PCS(Physical Coding Sublayer) transmitting and receiving module for 400/1000 Ethernet and verify the performance of it through logic simulation. In this work, we defined each function module and internal/external control signals and implemented them using HDL programming language. We also designed 64B/66B encoding/decoding, scrambling/descrambling including operation mode, detection of invalid frames, and multi-lane based distribution/arrangement. It was simulated using ModelSim and verified in terms of the operation and timing according to input data. The simulation result shows that all designed modules in 400/100G Ethernet are correctly performed.
Keywords
40G/100G Ethernet; PCS; optical networks; logic simulation;
Citations & Related Records
연도 인용수 순위
  • Reference
1 An Overview of Next-Generation 100 and 40 Gigabit Ethernet Technologies, Ixia Worldwide Headquarters, Calabasas, CA, 2008.
2 Part3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications, IEEE std 802.3ba TM/D2.0, 2009.
3 J. D'Ambrosia, "40 Gigabit Ethernet and 100 Gigabit Ethernet: The Development of a Flexible Architecture," IEEE Communications Magazine, Vol.47, pp.S8-S14, 2009.   DOI
4 The Road to 100G Networking, Ciena Corp., Linthicum, MD, 2008.
5 M. Duelk and M. Zirngibl, "100 Gigabit Ethernet - Applications, Features, Challenges," in Proceedings of INFOCOM2006, pp.1-5, April 2006.
6 G. Lehmann and R. H. Derksen, "100 Gigabit Ethernet Transmission - Physical Layer Issues," in Proceedings of OFC/NFOEC2007, pp.1-3, March 2007.