1 |
W. Hwang, R. V. Joshi,W. H. Henkels.: A 500-MHz, 32-Word×4-Bit, Eight-Port Self-Resetting CMOS Register File, IEEE Journal of Solid-State Circuits, Vol. 34, Issue 8, pp.1108 - 1117, Aug. 1999
DOI
ScienceOn
|
2 |
H. Shin, J. Lee, Y. Hong, 'Comparator circuit and method,' United States Patent, Patent No. 7,103,624, B2, Sept. 5, 2006
|
3 |
J. Yuan, and C. Svensson, 'High-speed CMOS Circuit Technique,' IEEE Journal of Solid-State Circuits, Vol.24, No.1, pp62-70, February 1989
DOI
ScienceOn
|
4 |
G. Michelogiannakis, J. Balfour and W. J. Dally, 'Elastic-Buffer Flow Control for On-Chip Networks,' IEEE 15th International Symposium on High Performance Computer Architecture, pp.151- 162, 2009
|
5 |
S. S. Park, 'Binary Comparator,' United States Patent 6,014,074, 2000.
|
6 |
R. D. Adams, D. A. Evans, R. C. Flaker, 'High Speed Greater Than Or Equal To Compare Circuit,' United States Patent 5,592,142, 1997
|
7 |
J. D. Hutchison, C. Baldwin, and B. W. Thomson, 'Development of the FDDI Physical Layer,' Digital Technical Journal Vol. 3 No. 2 Spring 1991.
|
8 |
B. Xiaoping, Z. Hongwei, 'Study of Digital Video Interface (DVI) Architecture Design in Computer System,' International Conference on Communications, Circuits and Systems, pp.1200-1203, 2007
|
9 |
P. Horowitz, and W. Holl, 'The Art of Electronics,' Cambridge
|
10 |
C. Mead, L. Conway, 'Introduction to VLSI systems,' Addison Wisley
|
11 |
T. J. Chaney, C. E. Monlar, 'Anomalous Behavior of Synchronizer and Arbiter Circuits,' IEEE Transactions on Computers, pp. 421 - 422, April 1973
DOI
ScienceOn
|