Browse > Article

Design of a Dynamically Reconfigurable Switch for Hybrid Network-on-Chip Systems  

Lee, Dong-Yeol (서강대학교 전자공학과 대학원 CAD & ES 연구실)
Hwang, Sun-Young (서강대학교 전자공학과 대학원 CAD & ES 연구실)
Publication Information
The Journal of Korean Institute of Communications and Information Sciences / v.34, no.8B, 2009 , pp. 812-821 More about this Journal
Abstract
This paper proposes a novel dynamically reconfigurable switch for various multimedia applications in hybrid NoC systems. Current NoC systems, which adopt hybrid NoC structure with fixed switch and job distribution algorithms, require designers to precisely predict the property of applications to be processed. This paper proposes a reconfigurable switch which minimizes buffer overflow in various multimedia applications running on an NoC system. To verify the performance of the proposed system, we performed experiments on various multimedia applications running on embedded systems, such as MPEG4 and MP3 decoder, GPS positioning system, and OFDM demodulator. Experimental results show that buffer overflow has been decreased by 41.8% and 29.0%, respectively, when compared with NoC systems having sub-clusters with mesh or star topology. Power usage has been increased by 2.3% compared with hybrid NoC systems using fixed switches, and chip area has been increased from -0.6% to 5.7% depending on sub-cluster topology.
Keywords
Reconfigurable; Switch; Network-on-Chip; Buffer Overflow; Hybrid Network;
Citations & Related Records
연도 인용수 순위
  • Reference
1 W. Dally and B. Towles, 'Route Packets, not Wires: On-Chip Interconnection Networks,' in Proc. Design Automation Conf., Las Vegas, NV. pp.684-689, Nov., 2001.
2 R. Ho, K. Mai, and M. Horowitz, "The Future of Wires," Proceeding of the IEEE, Vol.89, No.4, pp.490-504, Apr., 2001.   DOI   ScienceOn
3 R. Ho, K. Mai, and M. Horowitz, "The Future of Wires," Proceeding of the IEEE, Vol.89, No.4, pp.490-504, Apr., 2001.   DOI   ScienceOn
4 S. Kumar et al, 'A Network on Chip architectures and Design Methodology,' in Proc. ISVLSI, Pittsburgh, PA, pp.117-124, Apr., 2002   DOI
5 W. Vanderbauwhede and D. Harle, "Architecture, Design, and Modeling of the OPSnet Asynchronous Optical Packet Switching Node," Journal of Lightwave Technology, Vol.23, No.7, pp.2215-2228, July., 2005.   DOI   ScienceOn
6 Synopsys, Power Compiler$\texttrademark$ User Guide, Synopsys ${\circledR}$,June 2007
7 W. Kim and S. Hwang, "Design of an Area- Efficient and Low-Power NoC Architecture Using a Hybrid Network Topology," IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, Vol.E91-A, No.11, pp.3297-3303, Nov., 2008.   DOI   ScienceOn
8 L. Benini and G. De Micheli, Networks on Chips: Technology and Tools, Morgan Kaufmann,2006.
9 L. Benini and G. De Micheli, 'Network on Chip: A New SoC Paradigm,' IEEE Computer, Vol.35, No.1, pp.70-78, Jan., 2002.   DOI   ScienceOn
10 F. Karim, A. Mellan, A. Nguyen, U. Aydonat, and T. Abdelrahman, "A Multilevel Computing Architecture for Embedded Multimedia Applications," IEEE Micro, Vol.24, No.3, pp.56-66, May/June, 2004.   DOI   ScienceOn
11 X. Chen and et al, 'Leakage Power Modeling and Optimization in Interconnection Networks,' in Proc. Int. Symp. Low Power Electronics and Design, Seoul, pp.90-95, Aug., 2003.   DOI
12 S. Manolache, P. Eles, and Z. Peng, "Buffer Space Optimization with Communication Synthesis and Traffic Shaping for NoCs," in Proc. DATE, Munich, Germany, pp.718-723, Mar., 2006.
13 S. Kumar et al, 'A Network on Chip architectures and Design Methodology,' in Proc. ISVLSI, Pittsburgh, PA, pp.117-124, Apr., 2002.   DOI
14 M. Coenen, S. Murali, A. Ruadulescu, K. Goossens, and G. De Micheli, "A Buffer-sizing Algorithm for Networks on Chips Using TDMA and Credit-Based End-to-end Flow Control," in Proc. International Conference on Hardware Software Codesign, Seoul, pp.130-135, Oct., 2006.   DOI
15 M. Ali, M. Welzl, and S. Hellebrand, 'A Dynamic Routing mechanism for Network on Chip,' in Proc. IEEE NORCHIP, Oulu, Finland, pp.70-73, Nov., 2005.   DOI
16 Synopsys, Design Analyzer$\texttrademark$ User Guide,Synopsys ${\circledR}$,June 2002
17 D. Kim, K. Lee, S. Lee, and H. Yoo, 'A Reconfigurable Crossbar Switch with Adaptive Bandwidth Control for Network-on-Chip,' in Proc. Int. Symp. Circuit and Systems, pp.2369- 2372, May, 2005.
18 D. Sylvester and K. Keotzer, "Getting to the Bottom of Deep Submicron," in Proc. ICCAD, San Jose, CA, pp.203-211, Nov., 1998.   DOI