Browse > Article

Design and Development of VDL Mode-2 D8PSK Modem  

Gim, Jong-Man ((주)파인텔레콤 연구 2팀)
Choi, Seoung-Duk ((주)파인텔레콤 연구 2팀)
Eun, Chang-Soo (충남대학교 전기정보통신공학부)
Publication Information
The Journal of Korean Institute of Communications and Information Sciences / v.34, no.11C, 2009 , pp. 1085-1097 More about this Journal
Abstract
We present a structure and design method of the D8PSK modem compatible with the VDL mode-2 standard and performance test results of the developed modem. In VDL mode-2, the raised cosine filter is used only in the transmitter and a general low pass filter is used in the receiver. Consequently, we can not achieve ISI reduction but can have better spectrum characteristics. Although there is 1~2 dB performance degradation with an un-matched filter compared to that with a matched filter, it is more important to minimize adjacent channel interference in narrow band communications. The transmit signal is generated digitally to avoid the problems(I/Q imbalance and DC offset etc.) of analog modulators. In addition the digital down converter using digital IF sampling technique is adopted for the receiver. This paper contains the overall configuration, design method and simulation results based in part on the previously proposed structures and algorithms. It is confirmed that the modem transmits and receives messages successfully at a speed of max. 870 km/h over ranges of up to 310 km through the ground and in-flight communication tests.
Keywords
VDL Mode-2; D8PSK; Raised Cosine Filter; VDR; Preamble; DUC; DDC;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Honeywell, 'VHF Digital Link (VDL) Primer', http://www.honeywellcommnav.com/documents/technical/vhf_primer.pdf
2 IATA, 'VHF Digital Link Mode 2', http://www.iata.org/NR/rdonlyres/4F42598A-951F-4FC3-A419-E160E0FD961F/0/VLD_Modes2.pdf
3 김종만 외, 'VDL Mode-2 송.수신기 성능분석 및 협대역 디지털 변조신호 생성', 한국항행학회 논문지 11권 1호, pp.9-16. 2007
4 N. Sheikholeslami and P. Kabal, 'Generalized Raised-Cosine Filters', in IEEE Trans. Vol.47, No.7, pp.993, July., 1999   DOI   ScienceOn
5 J.W. Bae, H.K. Kim, et al, 'Development of prototype VDL Mode 2 system in Korea', Integrated Communications, Navigation and Surveillance Conference, 2009. ICNS. 13-15 May, 2009   DOI
6 ICAO, 'VHF air-ground digital link (VDL)', International Standards and Recommended Practices, Annex 10, Volume III, Part I, Chap. 6, 2000
7 Product Specification, 'AD6620, 67 MSPS Digital Receive Signal Processor', Analog Devices, 2001
8 W.G. Cowley and L.P. Sabel, 'The performance of two symbol timing recovery algorithms for PSK demodulators', IEEE Trans. Commun., vol. 42, pp. 2345-2355, June 1994   DOI   ScienceOn
9 김종만 외, 'VDL Mode-2를 위한 버스트 모드AGC 루프 및 프리앰블 검출기', 한국통신학회 논문지 Vol.34. 7호, pp.706-714. 2009
10 Product Specification, '1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC', Analog Devices, 2007
11 F.M.Gardner, 'A BPSK/QPSK timing-error detector for sampled receivers', IEEE Trans. Commun., Vol. COM-34, pp.423-429, May, 1986
12 RTCA, 'Signal-in-space minimum aviation system performance standards for advanced VHF digital data communications including compatibility with digital voice techniques', RTCA D0-244A, Chap 3.0, 2000
13 Product Specification, 'AHA4012B, 1.5M Bytes/sec Reed-Solomon Error Correction Device', Comtech
14 RTCA DO-160D, 'Environmental Conditions and Test Procedures for Airborne Equipment', 1997
15 Product Specification, 'CORDIC v3.0', Xilinx, DS249, April, 28, 2005
16 김종만 외, 'VDL Mode-2에 적용 가능한 버스트모드 심벌 타이밍 복원기', 한국항행학회 논문지 13권 3호, pp.337-343. 2009