An I/Q Channel 12bit 40MS/s Pipeline A/D Converter with DLL Based Duty-Correction Circuit for WLAN
![]() |
Lee, Jae-Yong
(페어차일드 코리아 반도체)
Cho, Sung-Il (인하대학교 전자공학과 정보전자 공동 연구소) Park, Hyun-Mook (인하대학교 전자공학과 정보전자 공동 연구소) Lee, Sang-Min (인하대학교 전자공학과 정보전자 공동 연구소) Yoon, Kwang-Sub (인하대학교 전자공학과 정보전자 공동 연구소) |
1 | L. Perraud, et al., "A Dual-Band 802.11 a/b/g Radio in 0.18um CMOS," IEEE ISSCC, Vol.47, pp.94-95, Feb. 2004 |
2 | S. Karthikeyan, "Clock duty cycle adjuster circuit for switched capacitor circuits," Electron. Lett., Vol.38. No.18, pp.1008-9, Aug. 2002 DOI ScienceOn |
3 | J. Doyle, Y.J. Lee, Y.-B. Kim, H. Wilsch, and F. Lombardi, "A CMOS subbandgap reference circuit with 1-V power supply voltage,' IEEE J. Solid-State Circuits, Vol.39, No.1, pp.252-255, Jan. 2004 DOI ScienceOn |
4 | Lewis, S.H. and Gray, P.R., "A pipeline 5Msample/s 9bit analog-to-digital converter," IEEE JSSC, Vol.SC-22, pp.954-61, Dec. 1987 |
5 | B. Min, Y. Cho, H. Chae, H. Park and S. Lee, "A 10b 100MS/s 1.4mm2 56mW 0.18um CMOS A/D Converter with 3-D Fully Symmetrical Capacitors," IEICE Trans. on Electronics, Vol.E89-C, No.5, pp.630-635, May 2006 DOI |
6 | D. J. Johnston, and M. LaBrecque, "IEEE 802.16 WirelessMAN Specification Accelerates Wireless Broadband Access," Technology Intel magazine, August 2003 |
7 | J. G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, Vol.31, pp.1723-1732, Nov. 1996 DOI ScienceOn |
8 | J.N. Jang and H.J. Park, "An All-Digital CMOS Duty Cycle Correction Circuit with a duty cycle correction range of 15-to-85% for multi-phase applications," IEICE TRANS. Electron., Vol.E88-C, No.4, pp.773-7, Apr. 2005 DOI |
9 | B. Song, S. Lee and M. F. Tompsett, "A 10-b 15-MHz CMOS Recycling Two-Step A/D Converter," IEEE J. Solid-State Circuits, Vol.25, No.6, pp.1328-1338, Dec. 1990 DOI ScienceOn |
10 | Sungjoon Kim, "A 960-Mb/s/pin Interface for Skew-Tolerant Bus Using Low Jitter PLL," IEEE J. Solid-State Circuits, Vol.32, No.5, pp.691-700, May. 1997 DOI ScienceOn |
11 | C. R. Grace, P. J. Hurst and Stephen H. Lewis, "A 12-bit 80-MSample/s Pipelined ADC With Bootstrapped Digital Calibration," IEEE J. Solid-State Circuits, Vol.40, No.5, pp.1038-46, May. 2005 DOI ScienceOn |
![]() |