Browse > Article

Design and Fabrication of High Energy Efficient Reconfigurable Processor for Mobile Multimedia Applications  

Yeo, Soon-Il (한국전자통신연구원 융합부품.소재연구부문 NT융합부품연구부)
Lee, Jae-Heung (국립한밭대학교 컴퓨터공학과)
Publication Information
The Journal of Korean Institute of Communications and Information Sciences / v.33, no.11A, 2008 , pp. 1117-1123 More about this Journal
Abstract
Applications for mobile multimedia are testing the performance limits of present day CPUs with variety. However, hardwired solutions are inflexible and expensive to develop. CPUs with flexibility have limitation of performance. So, the requirement for both ASIC-like performance and CPU-like flexibility has led to reconfigurable processor. Mobile systems require low power and high performance concurrently. In this paper, we propose reconfigurable processor for mobile multimedia with high energy efficiency. Reconfigurable processor with 121MOPS/mW is developed by 130nm CMOS technology. And the processor was simulated for energy efficiency with 539MOPS/mW by 90nm CMOS technology and effective use of instructions. And we tested its applications for multimedia field. We tested the case of inverse MDCT for MP3 and DF for MPEG4 and ME for H.264.
Keywords
Reconfigurable processor; Energy efficiency; Flexibility; Mobile multimedia;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 M.B. Taylor, et al., "The Raw microprocessor computational fabric for software circuits and general-purpose programs ," Internatio- nal Symposium on Microarchitecture, 2002, pp.25-35
2 G.Estrin, "Organixation of computer systems- The fixed-plus-variable structure computer," Proceedings of the Western Joint Computer Conference, 1960, pp.30-40
3 Miguel L Silva, J.C.Ferreira, "Using a Tightly-Coupled Pipeline in Dynamically Reconfigurable Platform FPGAs," Proceedings of the 8th Euromicro Conference on Digital System Design, 2005, pp.383-387
4 Se-Hyeon Kang and In-Cheol Park, "Loosely Coupled Memory-Based Decoding Architecture for Low Density Parity Check Codes," IEEE Custom Integrated Circuits Conference(CICC 2005), San Jose, USA, pp.703-706, 2005, 10
5 김남섭 등, "멀티미디어 무선단말기를 위한 재구성 가능한 코프로세서의 설계," 전자공학회 논문지 SD편, 제44권, 제4호, pp.63-72, 2007년 4월   과학기술학회마을
6 안용진 등, "프로세스 네트워크 모델의 정적 분석에 기반을 둔 다중 프로세서 시스템 온 칩 설계공간 탐색," 전자공학회 논문지 SD편, 제44권, 제10호, 837-846쪽, 2007년 10월   과학기술학회마을
7 otorola, "Reconfigurable compute fabric device," Technical Report, 6/2003
8 H. Singh, et al., "Morphosys: An integrated reconfigurable system for data-parallel and computation-intensive application," IEEE Transactions on Computers, v.49, n.5, May, 2000, pp.465-481   DOI   ScienceOn
9 S. Ray, Hong Jiang, "A reconfigurable optical bus structure for shared memory multiprocessors with improved performance," mppoi, p.108, Second Workshop on Massively Parallel Processing Using Optical Interconnections, 1995
10 N. Tabrizi, et al., "A Macro Pipelined Reconfigurable Systems," April 2004 Proceedings of the 1st conference on Computing frontiers, pp.343-349