Browse > Article

Study of a Low-power Error Correction Circuit for Image Processing  

Lee, Sang-Jun (연세대학교 전기전자공학과 프로세서 연구실)
Park, Jong-Su (연세대학교 전기전자공학과 프로세서 연구실)
Jeon, Ho-Yun (연세대학교 전기전자공학과 프로세서 연구실)
Lee, Yong-Surk (연세대학교 전기전자공학과 프로세서 연구실)
Abstract
This paper proposes a low-power circuit for detecting and correcting L2 cache errors during microprocessor data image processing. A simplescalar-ARM is used to analyze input and output data by accessing the microprocessor's L2 cache during image processing in terms of the data input and output frequency as well as the variation of each bit for 32-bit processing. The circuit is implemented based on an H-matrix capable of achieving low power consumption by extracting bits with small and large amounts of variation and allocating bits with similarities in variation. Simulation is performed using H-spice to compare power consumption of the proposed circuit to the odd-weight-column code used in a conventional microprocessor. The experimental results indicated that the proposed circuit reduced power consumption by 17% compared to the odd-weight-column code.
Keywords
L2 Cache ECC; Low Power ECC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 John Penton and Shareef Jalloq, "Cortex-R4 : A mid-range processor for deeply-embedded applications," ARM Ltd, May 2006.
2 D. C. Bossen, J. M. Tendler and K. Reick. "POWER4 system design for high reliability." IEEE Micro, Vol.22, No.2, pp.16-24, Mar.-Apr. 2002.
3 K. Favalli and C. Metra, "Design of Low-Power CMOS Two-rail Checkers," Journal of Microelectronics Systems Integration, Vol.5, No.2, pp.101-110, 1997.
4 T. C. May and M. H. Woods, "Alpha-particleinduced soft errors in dynamic memories," Electron Devices, IEEE Transactions on, Vol. 26, No.1, pp.2-9, Jan. 1979.   DOI   ScienceOn
5 N. Seifert, D. Moyer, N. Leland and R. Hokinson, "Historical trend in alpha-particle induced soft error rates of the AlphaTM microprocessor," Reliability.
6 Nhon Quach, "High availability and reliability in the Itanium processor," IEEE Micro, Vol.20, No.5, pp.61-69, Sep.-Oct. 2000.   DOI   ScienceOn
7 S. Ghosh, S. Basu, N. A. Touba, "Reducing power consumption in memory ECC checkers," Test Conference, 2004. Proceedings. ITC 2004. International, pp.1322-1331, 26-28 Oct. 2004.