1 |
M. Itoh et al. 'Synthesizable HDL Generation for Pipelined Processors from a Micro-Operation Description', IEICE Trans., Vol. E83-A, No. 3, pp. 394-400, Mar. 2000
|
2 |
A. Fauth, J. Van Praet, and M. Freericks, 'Describing Instruction Set Processors Using nML', in Proc. Eur. Design and Test Conf, Paris, France, pp. 503-507, Mar. 1995
|
3 |
M. Freericks, 'The nML Machine Description Formalism DRAFT Version 1.5', Technical Report, TU Berlin, 1991-1993
|
4 |
P. Grun, A. Halambi, A. Khare, V. Ganesh, N. Dutt, and A. Nicolau, 'EXPRESSION : An ADL for System Level Design Exploration', Technical Report TR 98-29, University Of California, Irvine, 1998
|
5 |
A. Hoffmann, H. Meyr, and R. Leupers, Architecture Exploration for Embedded Processors with LISA, Kluwer Academic Publishers, 2002
|
6 |
A. Fauth, M. Fredericks, and A. Knoll, 'Generation of Hardware Machine Models from Instruction Set Descriptions', in Proc. IEEE Workshop VLSI Signal Processing, Veldhoven, Netherlands, pp. 242-250, Oct. 1993
|
7 |
S. Pees, V. Zivojnovic, A. Hoffmann, and H. Meyr, 'Retargetable Timed Instruction Set Simulation of Pipelined Processor Architectures', in Proc. International Conference on Signal Processing Applications and Technology, Toronto, pp. 595-599, Sep. 1998
|
8 |
D. Edenfeld, A. Kahng, M. Rodgers, and Y. Zorian, '2003 Technology Roadmap for Semiconductors', Trans. on Computer, Vol. 37, No. 1, pp. 47-56, Jan. 2004
|
9 |
Analog Devices, A 16-bit IIR Filter on the ADSP-TS20x TigerSHARC@ Processor, Nov. 2003
|
10 |
A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt, and A. Nicolau, 'EXPRESSION : a Language for Architecture Exploration through Compiler/Simulator Retargetability', in Proc. DATE, pp. 485-490 Mar. 1999
|
11 |
S. Pees, A. Hoffmann, V. Zivojnovic, and H. Meyr, 'LISA-Machine Description Language for Cycle-accurate Models of Programmable DSP Architectures', in Proc. Design Automation Conf., New Orleans, LA, pp. 933-938, June 1999
|
12 |
P. Mishra, A. Kejariwal, and N. Dutt, 'Rapid Exploration of Pipelined Processors through Automatic Generation of Synthesizable RTL Model', in Proc. IEEE Int. Workshop on Rapid System Prototyping, San Diego, CA, pp. 226-232, June 2003
|
13 |
V. Zivojnovic, S. Pees, and H. Meyr, 'LISA-Machine Description Language and Generic Machine Model for HS/SW Co-design', in Proc. IEEE Workshop VLSI Signal Processing, San Francisco, CA, pp. 127-136, Oct. 1996
|
14 |
R. Gonzalez 'Xtensa : A Configurable and Extensible Processor', IEEE Micro, Vol. 20, No. 2, pp. 60-70, Mar./Ap. 2000
|
15 |
Alomary, T. Nakata, Y. Honoma, and N. Hikichi, 'An ASIP Instruction Set Optimization Algorithm with Functional Module Sharing Constraint', in Proc. IEEE/ACM Int. Conf. Computer Aided Design, Santa Clara, CA, pp. 526-532, Nov. 1993
|
16 |
O. Schliebusch et al, 'A Novel Methodology for the Design of Application-Specific Instruction Set Processors (ASIPs) Using a Machine Description Language', IEEE Transactions CAD of Int. Circuits and Systems, Vol. 20, No. 11, pp. 1338-1354, Nov. 2001
DOI
ScienceOn
|
17 |
P. Marwedel and G. Goossens, Code Generation for Embedded Processors, Kluwer Academic Pub., pp. 138-152, 1995
|
18 |
G. Martin, 'Overview of the MPSoC Design Challenge', in Proc. Design Automation Conference, ACM/IEEE, pp. 274-279, July 2006
|
19 |
N. Dutt and K. Choi, 'Configurable Processor for Embedded Computing', IEEE Computer, Vol. 36, No. 1, pp. 120-123, Jan. 2003
|
20 |
최기영, 조영철, 'SoC 설계방법의 최근 동향', 전자공학회지, 30권 9호, pp. 17-27, 2003년 9월
|
21 |
Texas Instrucments, TMS320C2x User's Guide, Oct. 1992
|
22 |
ARM, ARM9E-S Technical Reference Manual, Dec. 1999
|