1 |
K. Guttag et al. 'a single-Chip Multiprocessor For Multimedia: The MVP,' IEEE Computer Graphics and Applications, Nov, 1992. pp 53-64
|
2 |
Elgamel, M.A.; Shams, A.M.; Bayoumi, M.A.; 'A comparative analysis for low power motion estimation VLSI architectures,' 2000 IEEE Workshop on SiPS, 2000 Page(s): 149-158
|
3 |
Bo-Sung Kim; Jun-Dong Cho, 'VLSI architecture for low power motion estimation using high data access reuse,' ASICs, 1999. AP-ASIC '99. The First IEEE Asia Pacific Conference on 1999, Page(s): 162-165
|
4 |
L. Sousa, and N. Roma, 'Low-Power Array Architectures for motion Estimation,' Proceeding of the IEEE international Workshop on Multimedia Signal Processing, Copenhagen, MMSP'99, pp. 679-684, Copenhagen, Denmark, September 1999. Co-Chaired by Ed Deprettere and Bastiaan Kleijm
|
5 |
C. Hsieh, and T. Lin, 'VLSI Architecture for Block-Matching Motion Estimation Algorithm,' IEEE Transactions on Circuits and Systems for Video Technology, vol. 2, pp. 169-175, 1992
DOI
ScienceOn
|
6 |
V. Do, and K. Yun, 'A Low-Power Architecture for Full-Search Block-Matching Motion Estimation,' IEEE Transactions on Circuits and Systems for Video Technology, vol. 8, pp. 393-398, 1998
DOI
ScienceOn
|
7 |
Z. He, and M. Liou, 'Reduing Hardware Complexity of Motion Estimation Algorithms Using Truncated Pixels,' IEEE International Symposium on Circuits and Systems 1997, ISCAS'97, pp. 2809-2817, Hong Kong, June 1997
|