Browse > Article

Design of an Automatic Generation System for Embedded Processor Cores with Minimal Power Consumption  

Kim, Dong-Won (서강대학교 전자공학과 CAD&ES 연구실)
Hwang, Sun-Young (서강대학교 전자공학과 CAD&ES 연구실)
Publication Information
The Journal of Korean Institute of Communications and Information Sciences / v.32, no.10C, 2007 , pp. 1042-1050 More about this Journal
Abstract
This paper describes the system which automatically generates power-minimized embedded cores from MDL descriptions. An automatic generation system is constructed which generated embedded cores which consumes less power for application programs. From the usage information on pipeline stages for each instruction, the proposed system generates embedded cores with the capability of detecting/resolving pipeline hazards. The generated cores are configured such that the power consumption is minimized. The proposed system has been tested by generating HDL codes for ARM9, MIPS R3000 architectures. Experimental results show functional accuracy of the generated cores, and show that power reduction of $20%{\sim}40%$ has been observed for benchmark programs.
Keywords
MDL; ASIP; Automatic Generation; Spurious Switching Activity; Low Power;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 H. Lee, J. Lee, and S. Hwang, 'A Novel High Level Synthesis Algorithm for Low Power ASIC Design', Journal of Microelectronic Systems Integration, Vol. 4, No. 4, pp. 219-232, Dec. 1996
2 V. Tiwari, R. Donnelly, S. Malik and R. Gonzalez, 'Dynamic Power Management for Microprocessor : A Case Study', IEEE 10th International Conference on VLSI Design, Jan. 1997
3 ARM, ARM922T Technical Reference Manual (rev 0), 2001
4 G. Kane, MIPS RISC Architecture, Prentice-Hall, 1998
5 A. Chattopadhyay, D. Kammler, E. Witte, O. Schliebusch, H. Ishebabi, and B. Geukes, 'Automatic Low Power Optimizations during ADL-driven ASIP Design', in Proc. Int. Symp. VLSI Design, Automation and Test, pp. 1-4, Apr. 2006
6 M. Lee, V. Tiwari, S. Malik, and M. Fujita, 'Power Analysis and Minimization Techniques for Embedded DSP Software', IEEE Trans. on VLSI Systems, Vol. 5, No. 1, pp. 123-135, Mar. 1997   DOI   ScienceOn
7 TEMIC Semiconductors, 'TSC691E Integer Unit User's Manual', 1996
8 M. Itoh et al. 'Synthesizable HDL Generation for Pipelined Processors from a Micro-Operation Description', IEICE Trans., Vol. E83-A, No. 3, pp. 394-400, Mar. 2000
9 O. Schliebusch et al, 'A Novel Methodology for the Design of Application-Specific Instruction- Set Processors (ASIPs) Using a Machine Description Language', IEEE Trans. CAD of Int. Circuits and Systems, Vol. 20, No. 11, pp. 1338-1354, Nov. 2001   DOI   ScienceOn
10 P. Mishra, A. Kejariwal, and N. Dutt, 'Rapid Exploration of Pipelined Processors through Automatic Generation of Synthesizable RTL Model', in Proc. IEEE Int. Workshop on Rapid System Prototyping, San Diego, CA, pp. 226-232, Jun. 2003
11 H. Lee and S. Hwang, 'Design of a High-Level Synthesis System for Automatic Generation of Pipelined Datapath', Journal of KITE, Vol. 31-A, No. 4, pp. 53-67, Mar. 1994
12 J. Hennessy and D. Patterson, Computer Architecture : A Quantitative Approach, Morgan Kaufmann Publishers Inc., 1990
13 S. Pees, V. Zivojnovic, A. Hoffmann, and H. Meyr, 'Retargetable Timed Instruction Set Simulation of Pipelined Processor Architectures', in Proc. Int. Conf. Signal Processing Applications and Technology, Toronto, Canada, pp. 595-599, Sept. 1998
14 조재범, 유용호, 황선영, '임베디드 프로세서 코어 자동생성 시스템의 구축', 한국통신학회논문지, Vol. 30, No. 6A, pp. 526-534, Jun. 2005   과학기술학회마을
15 최기영, 조영철, 'SoC 설계방법의 최근 동향', 대한 전자공학회지, 30권 9호, pp. 17-27, 2003년 9월
16 A. Fauth, M. Fredericks, and A. Knoll, 'Generation of Hardware Machine Models from Instruction Set Descriptions', in Proc. IEEE Workshop VLSI Signal Processing, Veldhoven, Netherlands, pp. 242-250, Oct. 1993
17 N. Dutt and K. Choi, 'Configurable Processor for Embedded Computing', IEEE Computer, Vol. 36, No. 1, pp. 120-123, Jan. 2003
18 N. Chang and K. Kim, 'Real-time Per-cycle Energy Consumption Measurement of Digital Systems', IEE Electronics Letters, Vol. 36, No. 13, pp. 1169-1170, Jun. 2000   DOI   ScienceOn