Browse > Article

Modeling of Pipeline A/D converter with Verilog-A  

Park, Sang-Wook (삼성전자 시스템 LSI 사업부)
Lee, Jae-Yong (인하대학교 전자공학과)
Yoon, Kwang-Sub (인하대학교 전자공학과)
Abstract
In this paper, the 10bit 20MHz pipelined analog-to-digital converter that is able to apply to WLAN system was modeled for ADC design. Each blocks in converter such as sample and hold amplifier(SHA), comparator, multiplyng DAC(MDAC), and digital correction logic(DCL) was modeled. The pipelined ADC with these modeled blocks takes 1/50 less time than the one of simulation using HSPICE.
Keywords
ADC(Analog-to-Digital Converter); Pipeline; Top-down; Modeling; Verilog-A;
Citations & Related Records
연도 인용수 순위
  • Reference
1 DAN FITZPATRICK and IRA MILLER, 'Analog Behavioral Modeling with the Verilog-A Language', Kluwer Academic Publishers, 1998
2 A. Brian and A. Antao, 'Behavioral Simulation for Analog System Design Verification,' IEEE transactions on very large scale integration (VLSI) systems, vol. 3, no. 3, pp. 56-59, Sep. 1995
3 Lewis, S.H. and Gray, P.R., 'A pipeline 5Msample/s 9bit analog-to-digital converter,' IEEE JSSC, vol. SC-22, pp.954-61, Dec 1987
4 B. Min, Y. Cho, H. Chae, H. Park and S. Lee, 'A 10b 100MS/s 1.4mm2 56mW 0.18um CMOS A/D Converter with 3-D Fully Symmetrical Capacitors,' IEICE Trans. on Electronics, vol. E89-C, no. 5, pp. 630-635, May 2006   DOI
5 C. R. Grace, P. J. Hurst and Stephen H. Lewis, 'A 12-bit 80-MSample/s Pipelined ADC With Bootstrapped Digital Calibration,' IEEE J. Solid-State Circuits, vol. 40, no. 5, May, pp. 1038-1046, 2005   DOI   ScienceOn
6 B. Song, S. Lee and M. F. Tompsett, 'A 10-b 15-MHz CMOS Recycling Two-Step A/D Converter,' IEEE J. Solid-State Circuits, vol. 25, no. 6, pp. 1328-1338, Dec. 1990   DOI   ScienceOn
7 L. Edward and S. V. Albert, 'Verification of Nyquist Data Converters Using Behavioral Simulation,' IEEE transactions on computer- aided design of integrated circuits and systems, vol. 14, no. 4, Apr. pp. 493-502, 1995   DOI   ScienceOn