1 |
C. Lemonds, 'A high throughput 16 by 16 bit multiplier for DSP cores,' IEEE International Symposium on Circuits and Systems, ISCAS, vol. 2, pp. 477-480. 1996
|
2 |
Turner, R.H., Courtney, T. and Woods, R., 'Implementation of fixed DSP functions using the reduced coefficient multiplier, Acoustics, Speech, and Signal Processing,' 2001. proceedings. (ICASSP '01). 2001 IEEE International Conference on, volume: 2, 2001 Page(s): 881-884 vol.2
|
3 |
Kim, S. and Papaefthymiou, M.C., 'Reconfi-gurable low energy multiplier for multimedia system design,' VLSI, 2000. Proceedings. IEEE Computer Society Workshop on, 2000 Page(s): 129-134
|
4 |
Bakalis, D., Kalligeros, E., Nikolos, D., Vergos, H.T. and Alexiou, G., 'Low power BIST for Wallace tree-based multipliers,' Quality Electronic Design, 2000. ISQED 2000. Proceedings. IEEE 2000 First International Symposium on, 2000 Page(s): 433-438
|
5 |
Taekyoon Ahn and Kiyoung Choi, 'Dynamic operand interchange for low power,' Electronics Letters, Volume: 33 Issue: 25, 4 Dec. 1997, Page(s): 2118-2120
DOI
ScienceOn
|
6 |
Chang-Young Han, Hyoung-Joon Park and Lee-Sup Kim, 'Alow-power array multiplier using separated multiplication technique,' Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, Volume: 48 Issue: 9, Sep 2001 Page(s): 866-871
|
7 |
Yi-Wen Wu, Chen, O.T.-C and Ruey-Liang Ma, 'A low-power digital signal processor core by minirnizing inter-data switching activities,' Circuits and Systems, 2001. MWSCAS 2001. Proceedings of the 44th IEEE 2001 Midwest Symposium on, Volume: 1, 2001 Page(s): 172-175 vol.1
|
8 |
Paliouras, V., Karaginni, K. and Stouraitis, T. 'A low-complexity combinatorial RNS multiplier,' Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, Volume: 48 Issue: 7, Jul 2001 Page(s): 675-683
|
9 |
Nan-Ying Shen and Chen, O.T.-C, 'Low-power multipliers by minimizing switching activities of partial products,' Circuits and Systems, 2000. ISCAS 2002. IEEE International symposium on, Volume: 4, 2002 Page(s): IV-93 IV-96 vol.4
|
10 |
Madrid, P.E., Miller, B. and Swartzlander, E.E., Jr., 'Modified Booth algorithm for high radix multiplication,' Computer Design: VLSI in Computers and Processors, 1992. ICCD '92. Proceedings., IEEE 1992 International Conference on, Page(s): 118-121
|
11 |
Zhan Yu, Wasserman, L., and Willson, A.N., Jr., 'A painless way to reduce power dissipation by over 18% in 부스-encoded carry-save array multipliers for DSP,' Signal Processing Systems, 2000. SiPS 2000. 2000 IEEE Workshop on, 11-13 Oct. 2000, Page(s): 571-580
|
12 |
Yiquan Wu and Zhaoda Zhu, 'The new real-multiplier FFT-j alforithms,' Aerospace and Electronics Conference, 1993. NAECON 1993., proceedings of the IEEE 1993 National, 24-28 May 1993, Page(s): 90-93 vol.1
|
13 |
Fayed, A.A and Bayoumi, M.A, 'A merged multiplier-accumulator for high speed signal processing applications,' Acoustics, Speech, and Signal Processing, 2002. Proceedings. (ICASSP '02). IEEE International Conference on, Volume: 3, 2002 Page(s): III-3212-III-3215 vol.3
|